Graphene-enabled wireless communication for massive multicore architectures

IEEE Communications Magazine

Volumn 51, Issue 11, 2013, Pages 137-143

  Abadal, Sergi ^a   Alarcón, Eduard ^a   Cabellos Aparicio, Albert ^a   Lemme, Max ^b   Nemirovsky, Mario ^c  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b UNIVERSITY OF SIEGEN   (Germany)

^c BARCELONA SUPERCOMPUTING CENTER   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ALL-TO-ALL COMMUNICATION; COMMUNICATION PROBLEMS; INTER-CORE COMMUNICATIONS; MICROPROCESSOR ARCHITECTURES; MULTICORE ARCHITECTURES; MULTICORE ENVIRONMENTS; WIRELESS COMMUNICATION CAPABILITIES; WIRELESS COMMUNICATIONS;

GRAPHENE; MULTICASTING; RESEARCH; SOFTWARE ARCHITECTURE; VLSI CIRCUITS; WIRELESS TELECOMMUNICATION SYSTEMS;

COMMUNICATION;

EID: 84888181708     PISSN: 01636804     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCOM.2013.6658665     Document Type: Article

References (18)

1. Y. Wu et al., "State-of-the-Art Graphene High-Frequency Electronics," Nano Letters, vol. 12, no. 6, 2012, pp. 3062-67.
2. T. Bjerregaard and S. Mahadevan, "A Survey of Research and Practices of Network-on-Chip," ACM Computing Surveys, vol. 38, no. 1, June 2006, pp. 1-51.
3. I. Llatser et al., "Graphene-based Nano-Patch Antenna for Terahertz Radiation," Photonics and Nanostructures-Fundamentals and Applications, vol. 10, no. 4, 2012, pp. 353-58.
4. B. S. Feero and P. P. Pande, "Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation," IEEE Trans. Computers, vol. 58, no. 1, Jan. 2009, pp. 32-45.
5. E. Socher and M.-C. F. Chang, "Can RF Help CMOS Processors?," IEEE Commun. Mag., vol. 45, no. 8, Aug. 2007, pp. 104-11. (Pubitemid 47408484)
6. A. Shacham, K. Bergman, and L. P. Carloni, "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors," IEEE Trans. Computers, vol. 57, no. 9, Sept. 2008, pp. 1246-60.
7. G. Kurian et al., "ATAC: A 1000-Core Cache-Coherent Processor with On-Chip Optical Network," Proc. 19th Int'l. Conf. Parallel Architectures and Compilation Techniques, ACM, 2010, pp. 477-88.
8. S.-B. Lee et al., "A Scalable Micro Wireless Interconnect Structure for CMPs," Proc. 15th Annual Int'l. Conf. Mobile Computing and Networking-MobiCom '09, New York, ACM Press, 2009, p. 217.
9. A. Ganguly et al., "Scalable Hybrid Wireless Networkon-Chip Architectures for Multi-Core Systems," IEEE Trans. Computers, vol. 60, no. 10, 2010, pp. 1485-502.
10. P. Y. Chiang et al., "Short-Range, Wireless Interconnect within a Computing Chassis: Design Challenges," IEEE Design & Test of Computers, vol. 27, no. 4, July 2010, pp. 32-43.
11. D. Zhao et al., "Design of Multi-Channel Wireless NoC to Improve on-Chip Communication Capacity," 5th IEEE/ACM Int'l. Symp. Networks on Chip (NoCS), 2011, pp. 177-84.
12. J. M. Jornet and I. F. Akyildiz, "Channel Modeling and Capacity Analysis for Electromagnetic Wireless Nanonetworks in the Terahertz Band," IEEE Trans. Wireless Commun., vol. 10, no. 10, 2011, pp. 3211-21.
13. H. Jagode and J. Hein, "Custom Assignment of MPI ranks for Parallel Multi-Dimensional FFTs: Evaluation of BG/P versus BG/L," IEEE Int'l. Symp. Parallel and Distributed Processing with Applications (ISPA), 2008, pp. 271-83.
14. M. Tamagnone et al., "Analysis and Design of Terahertz Antennas based on Plasmonic Resonant Graphene Sheets," J. Applied Physics, vol. 112, 2012, p. 114915.
15. S. Das and J. Appenzeller, "On the Importance of Bandgap Formation in Graphene for Analog Device Applications," IEEE Trans. Nanotechnology, vol. 10, no. 5, 2011, pp. 1093-98.
16. M. C. Lemme et al., "A Graphene Field Effect Device," IEEE Electron Device Letters, vol. 28, no. 4, 2007, pp. 282-84.
17. S. Vaziri, M. Ostling, and M. C. Lemme, "A Hysteresis-Free High-k Dielectric and Contact Resistance Considerations for Graphene Field Effect Transistors," ECS Trans., vol. 41, 2011, pp. 165-71.
18. M. Kim, J.-S. Rieh, and S. Jeon, "Recent Progress in Terahertz Monolithic Integrated Circuits," IEEE Int'l. Symp. Circuits and Systems (ISCAS), 2012, pp. 746-49.