An LSI for VDD-hopping and MPEG4 system based on the chip

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 4, Issue , 2001, Pages 918-921

  Kawaguchi, Hiroshi ^a   Zhang, Gang ^a   Lee, Seongsoo ^b   Sakurai, Takayasu ^a  

^a UNIVERSITY OF TOKYO   (Japan)

^b Ewha Womans University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

MPEG-4 SYSTEM; POWER SAVINGS; REAL-TIME FEATURES; SUPPLY VOLTAGES; SYSTEM LEVELS;

EID: 84888042230     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.922388     Document Type: Conference Paper

References (11)

1. A. Chandrakasan, V. Gutnik, and T. Xanthopoulos. "Data Driven Signal Processing: An Approach for Energy Efficient Computing." ISLPED, pp. 347-353. 1996.
2. T. Kuroda. E;. Suzulci. S. Mita, T. Fujita. F. Yamane, F. Sauo, A. Chiba, Y. Watanabe, I(. Matsuda. T. Maeda, T. Sakurai and T. Furuyama. "Variable Supply-Voltage Scheme for Low-Power High-speed CMOS Digital Design," JSSC. vol. 33. no. 3. 1998.
3. I. Hong, D. Kirovslci. G. Qu, M. Potkonjak, and M. B. Srivastava, "Power Optimization of Variable Voltage Core-Based Systems," DAC, pp. 176-181, 1998.
4. T. Pering, T. Burd, and R. Brodersen, "The Sirnulation and Evaluation of Dynamic Voltage Scaling Algorithms," ISLPED, pp. 76-8 I. 1998.
5. T. Ishihara, and H. Yasuura, "Voltage Scheduling Problem for Dynamically Variable Voltage Processors," ISLPED, pp. 197-202. 1998.
6. T. Burd, T. Pering, A. Stratakos and R. Brodersen. "A Dynamic Voltage Scaled Microprocessor System," ISSCC. pp. 293-295,2000
7. S. Lee, and T. Sakurai, "Run-time Power Control Scheme Using Software Feedback Loop for Low-Power Real-time Applications," ASPDAC, pp. 38 1-386.2000.
8. S. Lee, and T. Sakurai. "Run-time Voltage Hopping for Low-power Real-time Systems," DAC, pp. 806-809. June 2000.
9. T. Sakurai and A. R. Newton, "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas," JSSC. pp. 584-594. vol. 25. no. 2, 1990.
10. S. Lim. Y. Bae, G. Jang, B. Rhee. S. Min, C. Park. H. Shin. K. Park and C. Kiln, "An Accurate Worst Case Timing Analysis for RISC Processors," RTSS. pp. 97-108, 1994.
11. The Hitachi SuperH Web Site: http://wwv.superh.com/. Densan Web Site: h t t p : i i \ - - \ - - d e n s a n