A calibration technique for multibit stage pipelined A/D converters via least-squares method

IEEE Transactions on Instrumentation and Measurement

Volumn 62, Issue 12, 2013, Pages 3390-3392

  Kim, Jintae ^a   Park, Chester Sungchung ^a  

^a Konkuk University   (South Korea)

Author keywords

Multibit stage calibration; pipelined ADC

Indexed keywords

CALIBRATION TECHNIQUES; EFFECTIVE NUMBER OF BITS; FOREGROUND CALIBRATIONS; LEAST SQUARES METHODS; MULTI-BITS; NUMERICAL EXPERIMENTS; PIPELINED A/D CONVERTERS; PIPELINED ADCS;

CALIBRATION; CMOS INTEGRATED CIRCUITS; LEAST SQUARES APPROXIMATIONS; MONTE CARLO METHODS; NUMERICAL METHODS; OPTIMAL SYSTEMS;

ANALOG TO DIGITAL CONVERSION;

EID: 84888028714     PISSN: 00189456     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIM.2013.2282184     Document Type: Article

References (11)

1. B. Sahoo and B. Razavi, "A 10-bit 1-GHz 33-mW CMOS ADC," in Proc. VLSI Circuits Symp., Jun. 2012, pp. 30-31.
2. S. Hashemi and B. Razavi, "A 10-bit 1-GS/s CMOS ADC with FOM=70 fJ/conversion," in Proc. IEEE CICC, Sep. 2012, pp. 1-4.
3. C.-J. Tseng, H.-W. Chen, W.-T. Shen, W.-C. Cheng, and H.-S. Chen, "A 10-b 320-MS/s stage-gain-error self-calibration pipeline ADC," IEEE J. Solid-State Circuits, vol. 47, no. 6, pp. 1334-1343, Jun. 2012.
4. M. Furuta, S. Kawahito, and D. Miyazaki, "A digital-calibration technique for redundant radix-4 pipelined analog-to-digital converters," IEEE Trans. Instrum. Meas., vol. 56, no. 6, pp. 2301-2311, Jun. 2007. (Pubitemid 350268464)
5. I. Ahmed and D. A. Johns, "An 11-Bit 45 MS/s pipelined ADC with rapid calibration of DAC errors in a multibit pipeline stage," IEEE J. Solid-State Circuits, vol. 43, no. 7, pp. 1626-1637, Jul. 2008.
6. J. Markus and I. Kollar, "On the monotonicity and linearity of ideal radix-based A/D converters," IEEE Trans. Instrum. Meas., vol. 54, no. 6, pp. 2454-2457, Dec. 2005. (Pubitemid 41824705)
7. K. Poulton, C. Tan, and A. Montijo, "A 20-GSample/s 8 b ADC with a 1-MByte memory in 0.18-?m CMOS," in Proc. ISSCC, Feb. 2003, pp. 318-319.
8. Y. Chiu, C. Tsang, B. Nikolic, and P. Gray, "Least mean square adaptive digital background calibration of pipelined analog-to-digital converters," IEEE Trans. Circuits Syst. I, Regular Papers, vol. 51, no. 1, pp. 38-46, Jan. 2004.
9. S. Boyd and L. Vendenberghe, Convex Optimization. Cambridge, U.K.: Cambridge Univ. Press, 2003.
10. J. Kim, S. Limotyrakis, and C.-K. K. Yang, "Multi-level power optimization of pipelined A/D converters," IEEE Trans. Very Large Scale Integr. (VLSI), vol. 19, no. 5, pp. 832-845, May 2011.
11. CVX Research, Inc., (Sep. 2012). CVX: Matlab Software for Disciplined Convex Programming, Version 2.0 Beta, Berkeley, CA, USA [Online]. Available: http://cvxr.com/cvx