A new method for compiling schizophrenic synchronous programs

CASES 2001 - Proceedings of the 2001 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2001, Pages 49-58

  Schneider, K ^a   Wenz, M ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

Code generation; Reactive systems; Synchronous languages

Indexed keywords

DISEASES; PROBLEM ORIENTED LANGUAGES; PROGRAM COMPILERS; SEMANTICS;

CLEAN ALGORITHMS; CODE GENERATION; DESIGNING SOFTWARES; PROGRAM TRANSFORMATIONS; REACTIVE SYSTEM; SYNCHRONOUS LANGUAGES; SYNCHRONOUS PROGRAM; SYNCHRONOUS PROGRAMMING;

EMBEDDED SYSTEMS;

EID: 84887910786     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/502217.502226     Document Type: Conference Paper

References (17)

1. G. Berry. The foundations of Esterel. In G. Plotkin, C. Stirling, and M. Tofte, Proof, Language and Interaction: Essays in Honour of Robin Milner. MIT Press, 1998.
2. G. Berry. The constructive semantics of pure Esterel, July 1999.
3. G. Berry. The Esterel v5-91 language primer. http://www.esterel.org, June 2000.
4. F. Boussinot. SugarCubes implementation of causality. Research Report 3487, INRIA, Sophia Antipolis Cedex, France, September 1998.
5. J. Brzozowski and C.-J. Seger. Asynchronous Circuits. Springer Verlag, 1995.
6. Cadence Design Systems, Inc. Website, 2000. http://www.cadence.com.
7. Esterel Web. Website, 2000. http://www.esterel.org.
8. A. Girault and G. Berry. Circuit generation and verification of Esterel programs. Research report 3582, INRIA, December 1998.
9. M. Gordon and T. Melham. Introduction to HOL: A Theorem Proving Environment for Higher Order Logic. Cambridge University Press, 1993.
10. N. Halbwachs and F. Maraninchi. On the symbolic analysis of combinational loops in circuits and synchronous programs. In Euromicro Conference, Como, Italy, September 1995.
11. Jester Home Page. Website, 2000. http://www.parades.rm.cnr.it/projects/jester/jester.html.
12. L. Lavagno and E. Sentovich. ECL: A specification environment for system-level design. In ACM/IEEE Design Automation Conference (DAC), 1999.
13. S. Malik. Analysis of cycle combinational circuits. IEEE Transactions on Computer Aided Design, 13(7):950-956, July 1994.
14. POLIS Homepage, 2000. http://www-cad.eecs.berkeley.edu/
15. K. Schneider. A verified hardware synthesis for Esterel. In F. Rammig, editor, International IFIP Workshop on Distributed and Parallel Embedded Systems, pages 205-214. Kluwer Academic Publishers, 2000.
16. K. Schneider. Embedding imperative synchronous languages in interactive theorem provers. In International Conference on Application of Concurrency to System Design (ICACSD 2001). IEEE Computer Society Press, June 2001. http://goethe.ira.uka.de/fmg/ps/Schn01a.ps.gz.
17. T. Shiple, G. Berry, and H. Touati. Constructive analysis of cyclic circuits. In European Design and Test Conference (EDTC), Paris, France, 1996. IEEE Computer Society Press.