Multiple-mode floating-point multiply-add fused unit for trading accuracy with power consumption

2013 IEEE/ACIS 12th International Conference on Computer and Information Science, ICIS 2013 - Proceedings

Volumn , Issue , 2013, Pages 429-435

  Wu, Kun Yi ^a   Liang, Chih Yuan ^a   Yu, Kee Khuan ^a   Kuang, Shiann Rong ^a  

^a NATIONAL SUN YAT SEN UNIVERSITY   (Taiwan)

Author keywords

iterative multiplication; low power; multiple mode unit; multiply add fused; truncated addition

Indexed keywords

ITERATIVE MULTIPLICATION; LOW POWER; MULTIPLE-MODE UNIT; MULTIPLY-ADD FUSED; TRUNCATED ADDITION;

INFORMATION SCIENCE; ITERATIVE METHODS; SIGNAL PROCESSING;

DIGITAL ARITHMETIC;

EID: 84886551665     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICIS.2013.6607878     Document Type: Conference Paper

References (24)

1. Y. Voronenko and M. Puschel, "Automatic generation of implementations for DSP transforms on fused multiply-add architectures," IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 5, pp. 101-104, May 2004.
2. Y. Voronenko and M. Puschel, "Mechanical Derivation of Fused Multiply-Add Algorithms for Linear TransformsI," IEEE Transactions on Signal Processing, vol. 55, pp. 4458-4473, 2007.
3. E. E. Swartzlander and H. H. Saleh, "Fused Floating-Point Arithmetic for DSP," 2008 42nd Asilomar Conference on Signal, Systems and Computers, pp. 767-771, 2008.
4. A. Kumar, "The HP PA-8000 RISC CPU," IEEE Micro Magazine, vol. 17, pp. 27-32, April, 1997.
5. K. C. Teager, "The MIPS R1000 superscalar microprocessor," IEEE Micro Magazine, vol. 16, no. 2, pp. 28-40, March, 1996.
6. B. Greer, J. Harrision, G. Henry, W. Li, and P. Tang, "Scientific Computing on the Itanium Processor.," ACM/IEEE Conference on Supercomputering, pp. 1-8, 2001.
7. E. Quinnell, E. E. Swartzlander, and C. Lemonds, "Bridge Floating-Point Fused Multiply-Add Design," IEEE Trancations on Very Large Scale Integration (VLSI) Systems, vol. 16, pp. 1727-1731, December 2008.
8. T. Yao, D. Gao, X. L. Ren, L. M. Han, X. Fan, and L. Yang, "A novel floating-point function unit combining MAF and 3-input adder," 2012 IEEE international Conference on Signal Processing, Commuication and Computing, pp. 109-113, 2012.
9. L. Hunag, L. Shen, K. Dai, and Z. Wang, "A New Architecture For Multiple-Precision Floating-Point Multiply-Add Fused Unit Design," 18th IEEE Symposium on Computer Arithmetic, pp. 69-76, June 2007.
10. K. Manolopoulos, D. Reisis, and V. A. Chouliaras, "An efficient dual-mode floating-point Multiply-Add Fused Unit," 2010 17th IEEE International Conference on Electronics, Circuits, and Systems, pp. 5-8, December 2010.
11. L. Hung, S. Ma, L. Shen, Z. Wang, and N. Xiao, "Low-Cost Binary128 Floating-Point FMA Unit Design with SIMD Support," IEEE Transactions on Computers, vol. 61, pp. 745-751, May 2012.
12. G. Visalli, and F. Pappalardo, "Low-power floating-point encoding for signal processing applications," IEEE Workshop on Signal Processing Systems, pp. 292-297, 2003.
13. C. Alvarez, J. Corbal, and M. Valero, "Fuzzy memoization for Floating-Point multimedia applications," IEEE Transactions on Computers, vol. 54, no. 7, pp. 922-927, July, 2005.
14. T. J. Lin, H. Y. Lin, C. M. Chao, C. W. Liu, and C. W. Jen, "A compact DSP core with static floating-point arithmetic," The Journal of VLSI Sign Processing System, vol. 42, no. 2, pp. 127-138, July, 2006.
15. H. Kual, M. Anders, S. Mathew, S. Hsu, A. Agarwal, F. Sheikh, R. Krishnamurthy, and S. Boeker, "A 1. 45GHz 52-to-162GFLOPS/W Variable-Precision Floating-Point Fused Multiply-Add Unit with Certainty Tracking in 32nm CMOS," 2012 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 182-184, 2012.
16. J. Preiss, M. Boersma, and S. M. Muller, "Advanced Clockgating Schemes for Fused-Multiply-Add-Type Floating-Point Units," 2009 19th IEEE Symposium on Computer Arithmetic, pp. 48-56, June 2009.
17. E. Hokenek, R. K. Montoye, and P. W. Cook, "Second-Generation RISC Floating Point with Multiply-Add Fused," IEEE Journal of Solid-State Circuits, vol. 25, pp. 1207-1213, 1990.
18. E. Quinnell, E. E. Swartlander, and C. Lemonds, "Floating-Point Fused Multiply-add Architectures," Conference Record of the Forty-First Asilomar Conference on Signals, Systems and Computer, pp. 331-337, 2007.
19. Z. Huang, "High-level Optimization Techniques for Low Power Multiplier Design," Phd dissertation, Unverisity of Calfonimia, Los Angeles, June 2003.
20. C. S. Wallace, "A Suggestion for a Fast Multiplier," IEEE Transactions on Electronic Computers, vol. EC-13, pp. 14-17, 1964.
21. R. E. Lander and M. J. Fischer, "Parallel prefix computation," Journal of the ACM, vol. 27, pp. 831-838, 1980.
22. R. V. K. Pillai, S. Y. A. Shah, A. J. Al-Khalili, and D. Al-Khalili, "Low power Floating-Point MAFs-A Comparative Study," Sixth International Symposium on Signal Processing and its Applications, vol. 1, pp. 284-287, 2001.
23. M. S. Schmookler and K. J. Nowka, "Leading Zero Anticipation and Detection-A Comparison of Methods," 15th IEEE Symposium on Computer Arithmetic, pp. 7-12, 2001.
24. S. R. Kuang, K. Y. Wu, and K. K. Yu, "Energy-Efficient Multiple-Precision Floating-Point Multiplier for Embedded Applications," Journal of Signal Processing Systems, September 2012.