Evaluation of the CNAPS neuro-computer for the simulation of MLPs with receptive fields

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1240 LNCS, Issue , 1997, Pages 817-824

  Granado, Bertrand ^a   Garda, Patrick ^a  

^a SORBONNE UNIVERSITÉ   (France)

Author keywords

[No Author keywords available]

Indexed keywords

NEURAL NETWORKS;

EFFECTIVE PERFORMANCE; HAND WRITTEN CHARACTER RECOGNITION; HARDWARE IMPLEMENTATIONS; PEAK PERFORMANCE; RECEPTIVE FIELDS; TIME SIMULATIONS;

CHARACTER RECOGNITION;

EID: 84886136284     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0032541     Document Type: Conference Paper

References (10)

1. Jim Baley and Dan Hammerstrom. Why vlsi implementation of associative vlcns require connection multiplexing. In Proceedings of the IEEE 2nd Annual International Conference on Neural Network, pages 112-119, 1988.
2. B. Boser, E. Sackinger, J. Bromley, Y. LeCun, and L. J ackel. An analog neural network processor with programmable topology. IEEE Journal of Solid-State Circuits, 26(12):2017-2025, December 1991.
3. B. Boser, E. Sacldnger, J. Bromley, Y. LeCun, and L. J ackel. Hardware requirements for neural network pattern classifiers. IEEE Micro, 12(1):32-40, February 1992.
4. Jocelyn Cloutier, Eric Cosatto, Steven Pigeon, Franqois R. Boyer, and Patrice Y. Simard. Vip: An fpga-based processor for image processing and neural networks. Proceedings of MicroNeuro'96, pages 330 - 336, 1996.
5. Bertrand Granado and Patrick Garda. Evaluation of the two differents interconnection networks of the cnaps neurocomputer. In Proceedings of ICANN'96, Juillet 1996.
6. Matthew Griffin, Gary Tahara, Kurt Knorpp, Ray Pinkham, Bob Riley, Dan Hamerstrom, and Eric Means. An 11 million transistor digital neural network execution engine. In Proceedings of IEEE International Solid-State Circuits Conference, 1991.
7. Dan Hammerstrom. A vlsi architecture for high-performance, low-cost, on-chip learuing. In Proceedings of Internationnal Join Conference on Neural Network, pages 537 - 544, 1990.
8. Y. LeCun, B. Boser, J.S. Denker, D.henderson, R.E. Howard, W. Hubbard, and L.J. Jackel. Handwritten digit recognition with a back-propagation network. In Neural Information Process and System, pages 396-404, 1990.
9. Dean Mueller and Dan Hammerstrom. A neural network systems component. In Proceedings of International Conference on Neural Network, pages 1258-1264, 1993.
10. Eduard Sgckinger, Bernhard Boser, Jane Bromley, Yann LeCun, and Lawrence D. Jackel. Application of the ANNA neural network chip to high-speed character recognition. IEEE Transaction on Neural Networks, 3(2), March 1992.