Phønix: Reviving MLC blocks as SLC to extend NAND flash devices lifetime

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2013, Pages 226-229

  Jimenez, Xavier ^a   Novo, David ^a   Ienne, Paolo ^a  

^a EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

DEVICE LIFETIME; LIFETIME EXTENSION; MEMORY REQUIREMENTS; MULTI LEVEL CELL (MLC); MULTIPLE BITS; NAND FLASH; PERFORMANCE LOSS; SINGLE-BIT;

FLASH MEMORY;

EID: 84885672174     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. L. M. Grupp, J. D. Davis, and S. Swanson, "The bleak future of NAND flash memory," in USENIX conf. on File and Storage Technologies, San Jose, CA, Feb. 2012.
2. X. Jimenez, D. Novo, and P. Ienne, "Software controlled cell bit-density to improve NAND flash lifetime," in Design Automation Conf., San Francisco, California, USA, Jun. 2012.
3. J. Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho, "A space-efficient flash translation layer for CompactFlash systems," IEEE Trans. Consumer Electronics, Vol. 48, no. 2, pp. 366-75, May 2002.
4. S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song, "A log buffer-based flash translation layer using fully-associative sector translation," ACM Trans. Embedded Computing Systems, Vol. 6, no. 3, Jul. 2007.
5. S. Lee, D. Shin, Y.-J. Kim, and J. Kim, "LAST: Locality-aware sector translation for NAND flash memory-based storage systems," ACM SIGOPS Operating Systems Review, Vol. 42, no. 6, pp. 36-42, Oct. 2008.
6. H. Cho, D. Shin, and Y I. Eom, "KAST: K-associative sector translation for NAND flash memory in real-time systems," in Design Automation and Test in Europe, Nice, France, Apr. 2009, pp. 507-12.
7. M.-L. Chiao and D.-W. Chang, "ROSE: A novel flash translation layer for NAND flash memory based on hybrid address translation," IEEE Trans. Computers, Vol. 60, no. 6, pp. 753-66, Jun. 2011.
8. L.-P Chang, "A hybrid approach to NAND-flash-based solid-state disks," IEEE Trans. Computers, Vol. 59, no. 10, pp. 1337-49, Oct. 2010.
9. S. Im and D. Shin, "ComboFTL: Improving performance and lifespan of MLC flash memory using SLC flash buffer," Journal of Systems Architecture, Vol. 56, no. 12, pp. 641-53, Dec. 2010.
10. J.-W. Park, S.-H. Park, C. C. Weems, and S.-D. Kim, "A hybrid flash translation layer design for SLC-MLC flash memory based multibank solid state disk," Microprocessors & Microsystems, Vol. 35, no. 1, pp. 48-59, Feb. 2011.
11. Mcron. (2010, Oct.) Bad block management in NAND flash memory. [Online]. Available: http://www.micron.com/products/support/technical-notes/
12. K. Bates and B. McNutt. (2007, Jun.) OLTP application I/O. [Online]. Available: http://traces.cs.umass.edu/index.php/Storage/Storage
13. C. Wang and W.-F. Wong, "Extending the lifetime of NAND flash memory by salvaging bad blocks," in Design Automation and Test in Europe, Dresden, Germany, Mar. 2012, pp. 260-63.