Multi-pumping for resource reduction in FPGA high-level synthesis

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2013, Pages 194-197

  Canis, Andrew ^a   Anderson, Jason H ^a   Brown, Stephen D ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); PUMPS;

AREA REDUCTION; CIRCUIT PERFORMANCE; FUNCTIONAL UNITS; HIGHER FREQUENCIES; MULTIPLE OPERATIONS; NEW APPROACHES; RESOURCE SHARING; SPEED PERFORMANCE;

HIGH LEVEL SYNTHESIS;

EID: 84885667952     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/date.2013.053     Document Type: Conference Paper

References (16)

1. Altera, Corp., San Jose, CA. DE4 Development Board, 2010.
2. Altera, Corp., San Jose, CA. Stratix-IV Data Sheet, 2010.
3. A. Canis, J. Choi, M. Aldham, V. Zhang, A. Kammoona, J.H. Anderson, S. Brown, and T. Czajkowski. LegUp: high-level synthesis for FPGA-based processor/accelerator systems. In ACM/SIGDA International symposium on Field programmable gate arrays, pages 33-36, 2011.
4. J. Choi, K. Nam, A. Canis, J.H. Anderson, S. Brown, and T. Czajkowski. Impact of cache architecture and interface on performance and area of FPGA-based processor/parallel-accelerator systems. In IEEE Symposium on Field-Programmable Custom Computing Machines, 2012.
5. J. Cong, Bin L., S. Neuendorffer, J. Noguera, K. Vissers, and Zhiru Z. High-level synthesis for FPGAs: From prototyping to deployment. IEEE Tran. on Computer-Aided Design of Integrated Circuits and Systems, 30(4): 473-491, April 2011.
6. J. Cong and J. Wei. Pattern-based behavior synthesis for FPGA resource reduction. In Int'l ACM/SIGDA Symp. on Field Programmable Gate Arrays, 2008.
7. J. Cong and Z. Zhang. An efficient and versatile scheduling algorithm based on sdc formulation. In Design Automation Conference, pages 433-438, 2006.
8. D. Gajski and et al. Editors. High-Level Synthesis - Introduction to Chip and System Design. Kulwer Academic, 1992.
9. S. Hadjis, A. Canis, J.H. Anderson, J. Choi, K. Nam, S. Brown, and T. Czajkowski. Impact of FPGA architecture on resource sharing in high-level synthesis. In ACM/SIGDA Int'l Symp. on Field Programmable Gate Arrays, 2012.
10. http://llvm.org.The LLVM Compiler Infrastructure, 2010.
11. C.Y. Huang, Y.S. Che, Y.L. Lin, and Y.C. Hsu. Data path allocation based on bipartite weighted matching. In Design Automation Conference, 1990.
12. JEDEC Solid State Technology Assoc. DDR3 SDRAM Standard (JESD 79-3B), 2008.
13. S. Mahlke, R. Ravindran, M. Schlansker, and R. Schreiber. Bitwidth cognizant architecture synthesis of custom hardware accelerators. In IEEE Trans. on Comput. Embed. Syst., 2001.
14. P. G. Paulin and J. P. Knight. Force-directed scheduling in automatic data path synthesis. In ACM/IEEE Design Automation Conf., pages 195-202, 1987.
15. B. Ramakrishna Rau. Iterative modulo scheduling. The International Journal of Parallel Processing, 24(1), Feb 1996.
16. R. Tidwell. XAPP706: Alpha Blending Two Data Streams Using a DSP48 DDR Technique. Xilinx, Inc., 2005.