Compiling control-intensive loops for CGRAs with state-based full predication

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2013, Pages 1579-1582

  Han, Kyuseung ^a   Choi, Kiyoung ^a   Lee, Jongeun ^b  

^a Seoul National University   (South Korea)

^b Ulsan National Institute of Science and Technology   (South Korea)

Author keywords

CGRA; Compilation; Conditional; Predicated execution; Predication; Reconfigurable architecture

Indexed keywords

CONFORMAL MAPPING; DATA TRANSFER;

CGRA; COMPILATION; CONDITIONAL; PREDICATED EXECUTION; PREDICATION;

RECONFIGURABLE ARCHITECTURES;

EID: 84885631298     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/date.2013.321     Document Type: Conference Paper

References (19)

1. D. Chen and J. Rabaey, "A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high speed DSP data paths," IEEE Journal of Solid-State Circuits, Vol. 27, pp. 1895-1904, dec 1992.
2. T. Miyamori and K. Olukotun, "REMARC: reconfigurable multimedia array coprocessor," IEICE Transactions on Information and Systems, pp. 389-397, 1998.
3. H. Singh, M. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and M. C. Filho, "MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications," IEEE Transactions on Computers, Vol. 49, pp. 465-481, may 2000.
4. R. Hartenstein, "A decade of reconfigurable computing: a visionary retrospective," in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, 2001.
5. B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, "ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix," in Proceedings of the International Conference on Field Programmable Logic and Application, 2003.
6. D. Lee, M. Jo, K. Han, and K. Choi, "FloRA: Coarse-grained re-configurable architecture with floating-point operation capability," in Proceedings of the International Conference on Field-Programmable Technology, 2009.
7. M. L. Anido, A. Paar, and N. Bagherzadeh, "Improving the operation autonomy of SIMD processing elements by using guarded instructions and pseudo branches," in Proceedings of the Euromicro Symposium on Digital System Design, 2002.
8. C. Arbelo, A. Kanstein, S. Lopez, J. Lopez, M. Berekovic, R. Sarmiento, and J. Y. Mignolet, "Mapping control-intensive video kernels onto a coarse-grain reconfigurable architecture: the H.264/AVC deblocking filter," in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, 2007.
9. K. Han, S. Park, and K. Choi, "State-based full predication for low power coarse-grained reconfigurable architecture," in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, 2012.
10. J. Shin, M. Hall, and J. Chame, "Superword-level parallelism in the presence of control flow," in Proceedings of the International Symposium on Code Generation and Optimization, 2005.
11. G. Lee, K. Chang, and K. Choi, "Automatic mapping of control-intensive kernels onto coarse-grained reconfigurable array architecture with speculative execution," in Proceedings of the IEEE International Symposium on Parallel & Distributed Processing, Workshops and PhD Forum, 2010.
12. S. Mahlke, D. C. Lin, W. Y. Chen, R. E. Hank, and R. A. Bringmann, "Effective compiler support for predicated execution using the hyper-block," in Proceedings of the International Symposium on Microarchitecture, 2005.
13. Y Kim, M. Kiemb, C. Park, J. Jung, and K Choi, "Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization," in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, 2005.
14. B. Mei, S. Vemaldet, D. Verkestt, H. D. Man, and R. Lauwereins, "DRESC: A retargetable compiler for coarse-grained reconfigurable architectures," in Proceedings of the International Conference on Field-Programmable Technology, 2002.
15. T. Toi, N. Nakamura, Y. Kato, T. Awashima, and K. Wakabayashi, "High-level synthesis challenges and solutions for a dynamically re-configurable processor," in Proceedings of the International Conference on Computer-Aided Design, 2008.
16. J. W. Yoon, A. Shrivastava, S. Park, M. Ahn, and Y Paek, "A graph drawing based spatial mapping algorithm for coarse-grained reconfigurable architectures," IEEE Transactions on Very Large Scale Integration Systems, Vol. 17, pp. 1565-1578, nov 2009.
17. M. Hamzeh, A. Shrivastava, and S. Vrudhula, "EPIMap: using epimor-phism to map applications on CGRAs," in Proceedings of the Design Automation Conference, 2012.
18. C. Lattner and V. Adve, "LLVM: A compilation framework for lifelong program analysis transformation," in Proceedings of the International Symposium on Code Generation and Optimization, 2004.
19. http://clang.llvm.org/.