SMART: A single-cycle reconfigurable NoC for SoC applications

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2013, Pages 338-343

  Chen, Chia Hsin Owen ^a   Park, Sunghyun ^a   Krishna, Tushar ^a   Subramanian, Suvinay ^a   Chandrakasan, Anantha P ^a   Peh, Li Shiuan ^a  

^a USA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; MESH GENERATION; PROGRAMMABLE LOGIC CONTROLLERS; ROUTERS;

AREA OVERHEAD; HIGH BANDWIDTH; INTERMEDIATE ROUTERS; MESH TOPOLOGIES; POWER SAVINGS; RECONFIGURABLE; SINGLE-CLOCK-CYCLE; SOC APPLICATION;

NETWORK-ON-CHIP;

EID: 84885601052     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/date.2013.080     Document Type: Conference Paper

References (25)

1. K. Goossens et al., "Aethereal network on chip: Concepts, architectures, and implementations," IEEE Des. Test, Vol. 22, no. 5, pp. 414-421, 2005.
2. F. Karim et al., "An interconnect architecture for networking systems on chips," IEEE Micro, Vol. 22, no. 5, pp. 36-45, Sep 2002.
3. N.-S. Woo, "High performance SOC for mobile applications," in ASSCC, 2010.
4. A. Adriahantenaina et al., "SPIN: A scalable, packet switched, on-chip micro-network," in DATE, 2003.
5. J.-Y. Kim et al., "A 118.4 gb/s multi-casting network-on-chip with hierarchical star-ring combined topology for real-time object recognition," JSSC, Vol. 45, no. 7, pp. 1399-1409, 2010.
6. G. Passas et al., "A 128 × 128 × 24gb/s crossbar interconnecting 128 tiles in a single hop and occupying 6% of their area," in NOCS, 2010.
7. R. Ho et al., "High-speed and low-energy capacitive-driven on-chip wires," ISSCC, 2007.
8. E. Mensink et al., "A 0.28pj/b 2gb/s/ch transceiver in 90nm cmos for 10mm on-chip interconnects," ISSCC, 2000.
9. B. Kim and V. Stojanovic, "A 4gb/s/ch 356fj/b 10mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90nm cmos," ISSCC, 2009.
10. T. Krishna et al., "NoC with near-ideal express virtual channels using global-line communication," HOTI, 2008.
11. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, 2004.
12. M. Modarressi et al., "Application-aware topology reconfiguration for on-chip networks," TVLSI, 2011.
13. -, "Virtual point-to-point connections for nocs," TCAD, 2010.
14. M. B. Stensgaard and J. Sparso, "Renoc: A network-on-chip architecture with reconfigurable topology," in NOCS, 2008.
15. M. B. Stuart et al., "Synthesis of topology configurations and dead-lock free routing algorithms for renoc-based systems-on-chip," in CODES+ISSS, 2009.
16. C. Jackson and S. J. Hollis, "Skip-links: A dynamically reconfiguring topology for energy-efficient nocs," in ISSOC, 2010.
17. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, second edition. Prentice Hall, 2003.
18. H. Zhang et al., "Low-swing on-chip signaling techniques: Effectiveness and robustness," VLSI, Vol. 8, pp. 264-272, 2010.
19. R. Golshan et al., "A novel reduced swing cmos bus interface circuit for high speed low power vlsi systems," in ISCAS, 1994.
20. B.-D. Yang et al., "High-Speed and Low-Swing On-Chip Bus Interface Using Threshold Voltage Swing Driver and Dual Sense Amplifier Receiver," ESSCIRC, pp. 144-147, September 2000.
21. E. Kyriakis-Bitzaros, "Design of low power cmos drivers based on charge recycling," in ISCAS, 1997.
22. M. Hiraki et al., "Data-dependent logic swing internal bus architecture for ultralow-power lsis," JSSC, pp. 397-402, April 1995.
23. H. Yamauchi et al., "An asymptotically zero power charge-recycling bus architecture for battery-operated ultrahigh data rate ulsis," JSSC, pp. 423-431, April 1995.
24. S. Murali and G. De Micheli, "Bandwidth-constrained mapping of cores onto noc architectures," in DATE, 2004.
25. C.-H. O. Chen et al., "A low-swing crossbar and link generator for low-power networks-on-chip," in ICCAD, 2011.