Enhancing the efficiency of energy-constrained DVFS designs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 21, Issue 10, 2013, Pages 1769-1782

  Kahng, Andrew B ^a   Kang, Seokhyeong ^b   Kumar, Rakesh ^c   Sartori, John ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c University of Illinois at Urbana Champaign   (United States)

Author keywords

Context aware design; dynamic voltage and frequency scaling; lifetime energy reduction; low power design

Indexed keywords

CONTEXT-AWARE; DYNAMIC VOLTAGE AND FREQUENCY SCALING; EMBEDDED AND MOBILE DEVICES; ENERGY CONSTRAINED SYSTEMS; ENERGY REDUCTION; INTRINSIC CHARACTERISTICS; LOW-POWER DESIGN; PERFORMANCE SCALABILITY;

ENERGY EFFICIENCY; HARDWARE; MOBILE DEVICES;

DESIGN;

EID: 84884588560     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2012.2219084     Document Type: Article

References (24)

1. International Technology Roadmap for Semiconductors. (2009) [Online]. Available: http://www.itrs.net/
2. L. Benini, A. Bogliolo, and G. De Micheli, "A survey of design techniques for system-level dynamic power management," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 8, no. 3, pp. 299-316, Jun. 2000.
3. R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen, "Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction," in Proc. Int. Symp. Microarch., 2003, pp. 81-92.
4. A. Shye, B. Ozisikyilmaz, A. Mallik, G. Memik, P. Dinda, R. Dick, and A. Choudhary, "Learning and leveraging the relationship between architecture-level measurements and individual user satisfaction," in Proc. Int. Symp. Comput. Arch., 2008, pp. 427-438.
5. Synopsys Power Compiler User's Manual [Online]. Available: http://www.synopsys.com/
6. Cadence SoC Encounter User's Manual [Online]. Available: http://www. cadence.com/
7. G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez, S. Swanson, and M. B. Taylor, "Conservation cores: Reducing the energy of mature computations," in Proc. Int. Conf. Arch. Support Program. Lang. Operat. Syst., Mar. 2010, pp. 205-218.
8. N. Goulding-Hotta, J. Sampson, G. Venkatesh, S. Garcia, J. Auricchio, P. Huang, M. Arora, S. Nath, V. Bhatt, J. Babb, S. Swanson, and M. Taylor, "The GreenDroid mobile application processor: An architecture for silicon's dark future," IEEE Micro, vol. 31, no. 2, pp. 86-95, Mar.-Apr. 2011.
9. G. Dhiman, K. Pusukuri, and T. Rosing, "Analysis of dynamic voltage scaling for system level energy management," in Proc. USENIX Workshop Power Aware Comput. Syst., 2008, p. 9.
10. O. Azizi, A. Mahesri, B. Lee, S. Patel, and M. Horowitz, "Energyperformance tradeoffs in processor architecture and circuit design: A marginal cost analysis," in Proc. Int. Symp. Comput. Arch., 2010, pp. 26-36.
11. B. H. Calhoun and A. P. Chandrakasan, "A 256-kb 65-nm sub-threshold SRAM design for ultralow-voltage operation," IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 680-688, Mar. 2007. (Pubitemid 46376044)
12. K. Fujita, Y. Torii, M. Hori, J. Oh, L. Shifren, P. Ranade, M. Nakagawa, K. Okabe, T. Miyake, K. Ohkoshi, M. Kuramae, T. Mori, T. Tsuruta, S. Thompson, and T. Ema, "Advanced channel engineering achieving aggressive reduction of VT variation for ultralow-power applications," in Proc. IEEE Int. Electron. Devices Meeting, Mar. 2011, pp. 32.3.1-32.3.4.
13. Intel Corporation. (2008). Intel Atom Processor Z5xx Series, Santa Clara, CA [Online]. Available: http://versalogic.com/support/Downloads/PDF/Intel-Atom- Datasheet.pdf
14. D. Pisinger, "A minimal algorithm for the multiple-choice knapsack problem," Eur. J. Operat. Res., vol. 83, no. 2, pp. 394-410, Jun. 1995.
15. Sun OpenSPARC Project [Online]. Available: http://www.sun.com/processors/ opensparc/
16. N. Choudhary, S. Wadhavkar, T. Shah, S. Navada, H. Najaf-Abadi, and E. Rotenberg, "FabScalar," in Proc. Workshop Arch. Res. Prototyp., 2009, pp. 1-12.
17. Cadence LC User's Manual [Online]. Available: http://www. cadence.com/
18. Synopsys Design Compiler User's Manual [Online]. Available: http://www.synopsys.com/
19. A. B. Kahng and S. Mantik, "Measurement of inherent noise in EDA tools," in Proc. Int. Symp. Quality Electron. Design, 2002, pp. 206-211.
20. K. Jeong and A. B. Kahng, "Methodology from chaos in IC implementation," in Proc. Int. Symp. Quality Electron. Design, 2010, pp. 885-892.
21. Synopsys Prime Time User's Manual [Online]. Available: http://www. synopsys.com/
22. M. Qazi, M. Sinangil, and A. Chandrakasan, "Challenges and directions for low-voltage SRAM," IEEE Trans. Des. Test Comput., vol. 28, no. 1, pp. 32-43, Jan.-Feb. 2011.
23. K. Cao, S. Dobre, and J. Hu, "Standard cell characterization considering lithography induced variations," in Proc. Design Autom. Conf., 2006, pp. 801-804. (Pubitemid 47114003)
24. S. Palacharla, N. Jouppi, and J. Smith, "Complexity-effective superscalar processors," in Proc. Int. Symp. Comput. Arch., 1997, pp. 206-218.