A digitally-calibrated 20-Gb/s 60-GHz direct-conversion transceiver in 65-nm CMOS

Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

Volumn , Issue , 2013, Pages 137-140

  Kawai, Seitaro ^a   Minami, Ryo ^a   Tsukui, Yuki ^a   Takeuchi, Yasuaki ^a   Asada, Hiroki ^a   Musa, Ahmed ^a   Murakami, Rui ^a   Sato, Takahiro ^a   Bu, Qinghong ^a   Li, Ning ^a   Miyahara, Masaya ^a   Okada, Kenichi ^a   Matsuzawa, Akira ^a  

^a TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

60GHz; calibration; CMOS; direct conversion transceiver; IQ mismatch; millimeter wave

Indexed keywords

60-GHZ TRANSCEIVERS; 60GHZ; DIGITAL CALIBRATIONS; DIRECT-CONVERSION TRANSCEIVERS; ERROR VECTOR MAGNITUDE; IQ-MISMATCH; TRANSMITTER AND RECEIVER; WIDE BANDWIDTH;

CALIBRATION; CMOS INTEGRATED CIRCUITS; DIGITAL INTEGRATED CIRCUITS; QUADRATURE AMPLITUDE MODULATION;

TRANSCEIVERS;

EID: 84883317496     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIC.2013.6569543     Document Type: Conference Paper

References (10)

1. IEEE Std., IEEE802.11ad [Online]. Available: http://standards.ieee.org/ develop/project/802.11ad.html
2. S. Emami, et al., "A 60GHz CMOS phased-array transceiver pair for multi-Gb/s wireless communications," in ISSCC Dig. Tech. Papers, Feb. 2011, pp.164-165.
3. A. Siligaris, et al., "A 65nm CMOS fully integrated transceiver module for 60GHz wireless HD applications," in IEEE ISSCC Dig. Tech. Papers, Feb. 2011, pp. 162-163.
4. T. Mitomo, et al., "A 2Gb/s-throughput CMOS transceiver chipset with in-package antenna for 60 GHz short-range wireless communication," in ISSCC Dig. Tech. Papers, Feb. 2012, pp. 266-267.
5. C. Marcu, et al., "A 90 nm CMOS low-power 60 GHz transceiver with integrated baseband circuitry," IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3434-3447, Dec. 2009.
6. K. Okada, et al., "A 60GHz 16QAM/8PSK/QPSK/BPSK directconversion transceiver for IEEE 802.15.3c," in ISSCC Dig. Tech. Papers, Feb. 2011, pp. 160-161.
7. K. Okada, et al., "A full 4-channel 6.3 Gb/s 60 GHz directconversion transceiver with low-power analog and digital baseband circuitry," in IEEE ISSCC Dig. Tech. Papers, Feb. 2012, pp. 218-219.
8. V. Vidojkovic, et al., "A low-power 57-to-66GHz transceiver in 40nm LP CMOS with 17dB EVM at 7Gb/s," in ISSCC Dig. Tech. Papers, Feb. 2012, pp. 268-269.
9. H. Asada, et al., "A 60GHz 16Gb/s 16QAM low-power direct-conversion transceiver using capacitive cross-coupling neutralization in 65nm CMOS" in A-SSCC Proc. Tech. Papers, Nov. 2011, pp. 373-376.
10. A. Musa, K. Okada, and A. Matsuzawa, "A 20 GHz ILFD with locking range of 31 for divide-by-4 and 15 for divide-by-8 using progressive mixing," in A-SSCC Proc. Tech. Papers, Nov. 2011, pp. 85-88.