A multiobjective evolutionary approach for constrained joint source code optimization

19th International Conference on Computer Applications in Industry and Engineering, CAINE 2006

Volumn , Issue , 2006, Pages 175-180

  Azeemi, N Z ^a  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

Iterative compilation; Low energy; Multimedia processor

Indexed keywords

COMPILER OPTIMIZATIONS; ITERATIVE COMPILATION; LOW ENERGY; MULTI-OBJECTIVE EVOLUTIONARY; MULTIMEDIA APPLICATIONS; MULTIMEDIA PROCESSORS; PARAMETRIC OPTIMIZATION; SOFTWARE AND HARDWARES;

BUFFER STORAGE; COMPUTER APPLICATIONS; COSINE TRANSFORMS; ELECTRIC NETWORK PARAMETERS; ENERGY DISSIPATION; MOTION PICTURE EXPERTS GROUP STANDARDS; OPTIMIZATION;

APPLICATION PROGRAMS;

EID: 84883277506     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. V. Zivojnovic, J. Velarde, C. Schlager, H. Meyr, "DSPstone: A DSP-oriented benchmarking methodology, " Proc. of the International Conference on Signal Processing Applications & Technology (ICSPAT '94), Dallas, TX, USA, pp. 715-720, Oct. 1994.
2. G. Fursin, M. O'Boyle, P. Knijnenburg, "Evaluating iterative compilation, " Proc. of Languages and Compilers for Parallel Computers (LCPC'02), College Park, MD, USA, 2002.
3. N. Zafar Azeemi, "Power Aware Framework for Dense Matrix Operations in Multimedia Processors, " Proc. Of the IEEE 9th International Multi-topic Conference, Dec. 2005.
4. http://hissa.ncsl.nist.gov/sw-assurance/strtest.html.
5. W. Ye, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, "The design and use of Simple Power: A cycle-accurate energy estimation tool, " Proc. of the Annual ACM IEEE Design Automation Conference, pp. 340-345, June 2000.
6. TM1300 Data Book Philips Electronic, North America Corporation, pp. 31-36, Oct 1999.
7. David B. Loveman, "Program improvement by source to source transformation, " Proc. of the Annual ACM SIGACT-SIGPLAN symposium on Principles on programming languages, pp.140-152, 1976.
8. C. H. Gebotys, R. J. Gebotys, "An empirical comparison of algorithmic, instruction, and architectural power prediction models for high performance embedded DSP processors, " Proc. of the International Symposium on Low Power Electronics and Design, 1998.
9. V.Tiwari, S.Malik, A.Wolfe, "Compilation techniques for low energy, " Proc. of the ISLPED, Oct 1994.
10. N. Zafar Azeemi, "A Framework for Architecture Based Energy-Aware Code Transformations in VLIW Processors, " Proc. Of the IEEE International Symposium on Telecommunications (IST 2005) pp.393-398. Sep. 2005.
11. T. Baeck. Evolutionary Algorithms in Theory and Practice. Oxford University Press, 1996.
12. S. Bashford and R. Leupers, "Constraint driven Code Selection for Fixed-Point DSPs, " Proc. of the 36th Design Automation Conference (DAC), Nov. 1999.
13. M. Lorenz, T. Draeger, R. Leupers, P. Marwedel, G. P. Fettweis, "Low-Energy DSP Code Generation Using a Genetic Algorithm, " Proc. of the IEEE International Conference on Computer Design 2001, Austin, Texas, Jan. 2001.
14. http://cares.icsl.ucla.edu/MediaBench.