Power efficient, FPGA implementations of transform algorithms for radar-based digital receiver applications

IEEE Transactions on Industrial Informatics

Volumn 9, Issue 3, 2013, Pages 1591-1600

  McKeown, Stephen ^a   Woods, Roger ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

Algorithm design; DSP; FFT; FPGA; locality

Indexed keywords

ALGORITHM DESIGN; ALGORITHMIC APPROACH; DEFENSE AND SECURITY SYSTEMS; DSP; FPGA IMPLEMENTATIONS; INDUSTRIAL BENEFITS; LOCALITY; TEMPORAL AND SPATIAL;

ALGORITHMS; DIGITAL SIGNAL PROCESSING; FAST FOURIER TRANSFORMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); RADAR;

SIGNAL RECEIVERS;

EID: 84882745282     PISSN: 15513203     EISSN: None     Source Type: Journal    
DOI: 10.1109/TII.2012.2220371     Document Type: Article

References (21)

1. J. Rodriguez-Andina, M. Moure, and M. Valdes, "Features, design tools, and application domains of FPGAs," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1810-1823, Aug. 2007. (Pubitemid 47271262)
2. R. Woods, J. McAllister, R. Turner, Y. Yi, and G. Lightbody, FPGABased Implementation of Signal Processing Systems. Hoboken, NJ: Wiley, 2008.
3. E. Seguin, R. Tessier, E.Knapp, and R.W. Jackson, "A dynamically-reconfigurable phased array radar processing system," in Proc. Int. Conf. Field Program. Logic Appl., Chania, Greece, Sep. 2011, pp. 258-263.
4. T. Tanaka, Y. Hirasawa, and Y. Yamashita, "Variable-length lapped transforms with a combination of multiple synthesis filter banks for image coding," IEEE Trans. Image Process., vol. 15, no. 1, pp. 81-88, Jan. 2006. (Pubitemid 43051457)
5. T. Gemmeke, M. Gansen, H. Stockmanns, and T. G. Noll, "Design optimisation of low-power high-performance DSP building blocks," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1131-1139, Jul. 2004.
6. S.McKeown and R.Woods, "Low power FPGA implementation of fast DSP algorithms: Characterisation and manipulation of data locality," IET J. Comp. Dig. Tech., vol. 5, no. 2, pp. 136-144, Sep. 2010.
7. R. P. Bharadwaj, R. Konar, D. Bhatia, and P. Balsara, "FPGA architecture for standby power management," in Proc. IEEE Proc. Field-Program. Tech., Singapore, Dec. 2005, pp. 181-188. (Pubitemid 46170563)
8. D. Chen, J. Cong, C. Dong, L. He, F. Li, and C. Peng, "Technology mapping and clustering for FPGA architectures with dual supply voltages," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 29, no. 11, pp. 1709-1722, Nov. 2010.
9. C. W. Kang, A. Iranli, and M. Pedram, "A synthesis approach for coarse-grained antifuse-based FPGAs," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 26, no. 9, pp. 1564-1575, Sep. 2007. (Pubitemid 47330100)
10. S. McKeown, R.Woods, and J. McAllister, "Algorithmic factorisation for low power FPGA implementation through increased data locality," in Proc. IEEE Int. Symp. VLSI Design, Autom., Test, Apr. 2008, pp. 271-274.
11. Z. Wang, O. Krasnov, G. Babur, L. Ligthart, and F. van der Zwan, "Reconfigurable digital receiver for polarimetric radar with dual-orthogonal signals," in Proc. Eur. Radar Conf., Paris, France, 2010, pp. 332-335.
12. M. Yeary, R. Kelley, J.Meier, S. Ong, and R. Palmer, "Compact digital receiver development for radar based remote sensing," in Proc. Inst. Meas. Tech. Conf., Victoria, BC, Canada, May 2008, pp. 1761-1765.
13. A. Saeed, M. Elbably, G. Abdelfadeel, and M. I. Eladawy, "Efficient FPGA implementation of FFT/IFFT processor," Int. J. Circuits, Syst., Sign. Proc., vol. 3, no. 3, pp. 103-110, 2009.
14. H. Shousheng and M. Torkelson, "A new approach to pipeline FFT processor," in Proc. 10th Int. Parall. Proc. Symp., Honolulu, HI, 1996, pp. 766-770.
15. J. Becker, M. Hubner, G. Hettich, R. Constapel, J. Eisenmann, and J. Luka, "Dynamic and partial FPGA exploitation," Proc. IEEE, vol. 95, no. 2, pp. 438-452, Feb. 2007.
16. S. Sin and C. J. Lillieroth, "Formal verification of reconfigurable cores," in Proc. IEEE Field-Program. Custom Comput. Mach., Napa Valley, CA, Apr. 1999, pp. 25-32.
17. S. Y. Kung, VLSI Array Processors. Englewood Cliffs, NJ: Prentice Hall, 1988.
18. J. W. Cooley and J.W. Tukey, "An algorithm for the machine calculation of complex Fourier series," Math. Comput., vol. 19, pp. 297-301, Apr. 1965.
19. N. Shirazi, W. Luk, and P. Cheung, "Automating production of runtime reconfigurable designs," in Proc. IEEE FPGAs Cust. Comput. Mach., Napa Valley, CA, Apr. 1998, pp. 147-156.
20. R. H. Turner and R.Woods, "Highly efficient, limited range multipliers for LUT-based FPGA architectures," IEEE Trans. VLSI Syst., vol. 12, no. 10, pp. 1113-1118, Dec. 2004.
21. Fast Algorithms for Structured Matrices: Theory and Applications, V. Olshevsky, Ed. Providence, RI: Soc. for Ind. and Appl. Math, 2003.