Variable grain architectures for MPP computation and structured parallel programming

Proceedings - 3rd Working Conference on Massively Parallel Programming Models, MPPM 1997

Volumn , Issue , 1997, Pages 132-139

  Vanneschi, M ^a  

^a UNIVERSITY OF PISA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; PARALLEL PROGRAMMING; STRUCTURED PROGRAMMING;

ARCHITECTURAL MODELS; ARCHITECTURAL SUPPORT; COMPOSITE ARCHITECTURES; DIFFERENT GRANULARITIES; GENERAL-PURPOSE SYSTEMS; PARALLEL APPLICATION; PARALLEL PROGRAMMING PARADIGMS; PROGRAMMING METHODOLOGY;

PARALLEL ARCHITECTURES;

EID: 84882590596     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MPPM.1997.715969     Document Type: Conference Paper

References (27)

1. B. Bacci, B. Cantalupo, M. Danelutto, S. Orlando, D. Pasetto, S. Pelagatti, and M. Vanneschi. An environment for structured parallel programming. In L. Grandinetti, M. Kowalick, and M. Vaitersic, editors, Advances in High Performance Computing, pages 219-234. Kluwier, Dordrecht, The Netherlands, 1997.
2. B. Bacci, M. Danelutto, S. Orlando, S. Pelagatti, and M. Vanneschi. P3L: A structured high level programming language and its structured support. Concurrency: Practice and Experience, 7(3):225-255, May 1995.
3. B. Bacci, M. Danelutto, and S. Pelagatti. Resource optimization via structured parallel programming. In K. Decker and R. Rehmann, editors, Programming Environments for Massively Parallel Distributed Systems, pages 13-25, Basel, Switzerland, 1994. Birkhauser Verlag.
4. S. Ciarpaglini, M. Danelutto, L. Folchi, C. Manconi, and S. Pelagatti. ANACLETO: a template-based p3l compiler. In Proceedings of the Seventh Parallel Computing Workshop (PCW '97), Australian National University, Canberra, 1997.
5. M. Cole. Algorithmic Skeletons: Structured Management of Parallel Computation. MIT Press, Cambridge, Mass., 1989.
6. M. Danelutto, R. D. Meglio, S. Orlando, S. Pelagatti, and M. Vanneschi. A methodology for the development and the support of massively parallel programs. Future Generation Computer Systems, 8:205-220, August 1992.
7. M. Danelutto, F. Pasqualetti, and S. Pelagatti. Skeletons for data parallelism in p3l. In C. Lengauer, M. Griebl, and S. Gorlatch, editors, Proc. of EURO-PAR '97, Passau, Germany, volume 1300 of LNCS, pages 619-628, Berlin, August 1997. Springer.
8. M. Danelutto, S. Pelagatti, and M. Vanneschi. Restricted parallel models. In G. Balbo and M. Vanneschi, editors, General Purpose Parallel Computers: Architectures, Programming Environments, and Tools, pages 155-208. ETS, Pisa, 1995.
9. J. Darlington, A. Field, P. Harrison, P. Kelly, R. While, and Q. Wu. Parallel programming using skeleton functions. In A. B. M. Reeve and G. Wolf, editors, Proc. of PARLE'93, volume 694 of LNCS, pages 146-160, Berlin, 1993. Springer.
10. J. Darlington, Y. Guo, H. W. To, and Y. Jing. Skeletons for structured parallel composition. In Proc. of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 1995.
11. D. Elliot, W. Snelgrove, C. Cojocaru, and M. Stumm. PetaOp/s is currently feasible by computing in RAM. In Proc. of PetaFLOPS Frontier Workshop, Washington DC, February 1995.
12. D. Elliot, W. Snelgrove, and M. Sturmn. Computational RAM: a Memory-SIMD Hynrid and its application to DSP. In Proc. of Custom Integrated Circuits Conference, Boston, pages 30.6.1-30.6.4, May 1992.
13. M. Gokhale, B. Holme, and K. Iobst. Processing in memory: the terasys massively parallel PIM array. IEEE Computer, 28(3):23-31, April 1995.
14. P.M. Kogge. EXECUBE - A New Architecture for Scalable MPPs. In Proc. of International Conference on Parallel Processing 1994, pages 177-184, August 1994.
15. P.M. Kogge.T. Sunaga, H. Miyataka, K. Kitamura and E. Retter. Combined DRAM and Logic for Massively Parallel Systems In Proc. of Conference on Advanced Research in VLSI, Chapel Hill, NC, pages 4-16, March 1995.
16. S. Pelagatti. Structured development of parallel programs. Taylor&Francis, London, 1997.
17. F. Petrini. Communication Performance of Wormhole Interconnection Networks. PhD Dissertation, Department of Computer Science, University of Pisa, TD-8/97, March 1997.
18. F. Petrini, M. Vanneschi. fc-ary n-trees: High Performance Networks for Massively Parallel Architectures. In Proc. of the 11th International Parallel Processing Symposium, Geneva, April 1997.
19. CNR-Alenia Spazio, PQE2000 Steering Committee. PQE200 Project Planning, June 1995.
20. PQE2000 Scientific Committee. PQE200 Project: Architecture and Software Technology. June 1996.
21. E. Rosti and G. Serazzi. Scheduling. In G. Balbo and M. Vanneschi, editors, General Purpose Parallel Computers: Architectures, Programming Environments, and Tools, pages 443-465. ETS, Pisa, 1995.
22. D. B. Skillicorn. Foundations of Parallel Programming. Cambridge University Press, Cambridge, 1994.
23. T. Sterling, P. Messina and PH. Smith. Enabling Technologies for Peta(FL)OPS Computing. Caltech Concurrent Su-percomputing Facilities, California Institute of Technology, CCSF-45, July 1994.
24. M. Vanneschi. Architectures and Programming Issues in General Purpose Parallel Computers. In G. Balbo and M. Vanneschi, editors, General Purpose Parallel Computers: Architectures, Programming Environments, and Tools, pages 3 - 25. ETS, Pisa, 1995.
25. M. Vanneschi. The PQE2000 Project on General Purpose Massively Parallel Systems. PQE2000 Report 96/1, 1996. Also published in Alta Frequenza, IEEE, and in Ercim News.
26. M. Vanneschi. A new European Platform to Transfer High Performance Computing Technology from the Research Environment to the Application Marketplace. RCI European Member Management Symposium X, Frascati, Italy, October 1997.
27. J. Vuillemin, P. Bertin, R. Roncin, M. Shand, H. Touati and P. Boucard. Programming Active Memory: Reconfigurable Systems Come to Age. IEEE Transactions on VLSI Systems, 20(7) 1995.