Optimal methods of driving interconnections in VLSI circuits

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 1, Issue , 1992, Pages 21-24

  Nekili, Mohamed ^a,b   Savaria, Yvon ^a  

^a ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

^b Institut National de Formation en Informatique   (Algeria)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC INVERTERS; TIMING CIRCUITS; VLSI CIRCUITS;

ACCURATE MODELING; DOUBLE STAGE; OPTIMAL METHODS; PI MODELS;

INTEGRATED CIRCUIT INTERCONNECTS;

EID: 84882356591     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.1992.230024     Document Type: Conference Paper

References (23)

1. A. K. Sinha, J.-A. Cooper, and H. J. Levinstein, "Speed Limitation due to Interconnect Tune Constants in VLSI Integrated Circuits" IEEE Electron Device Letters, vol. EDL-3, pp. 90-92, Apr. 1982
2. Krishna C. Saraswat and Farrokh Mohammadi "Effect of Scaling of Interconnections on The Time Delay of VLSI Circuits" IEEE JSSC, vol. Sc-17, No. 2, pp. 275-280, April 1982.
3. Robert W. Keyes "The Wire-Limited Logic Chip" IEEE JSSC, Vol. SC-17, No. 6, pp. 1232-1233, December 1982
4. H. T. Kung and C. E. Leiserson, "Algorithms for VLSI Processors Arrays" in "Introduction to VLSI Systems", C. Mead and L. Conway, Eds. Reading, MA: Addison-Wesley, 1980, Section 8.3
5. Charles. L.Seitz, "System's Timing" in "Introduction to VLSI Systems", C. Mead and L. Conway, Eds. Reading, MA: Addison-Wesley, 1980, Chapter 7
6. Hung Chang Lin and Loren W. Linholm "An Optimized Output Stage for MOS Integrated Circuits" IEEE JSSC, Vol. SC-10, No. 2, pp. 105-109, April 1975
7. Richard C. Jaeger Comments on "An Optimized Output Stage for MOS Integrated Circuits" IEEE JSSC, Vol. SC-10, No. 2, pp. 185-186, June 1975
8. Carver Mead and Lynn Conway "Introduction to VLSI Systems" Reading, MA: Addison-Wesley, 1980, Chapter 1
9. Mihaly Nemes "Driving Large Capacitances in MOS LSI Systems" IEEE JSSC, Vol. SC-19, No. 1, pp. 159-161, February 1984
10. N. Hedenstiema and K. O. Jeppson. "CMOS Circuit Speed and Buffer Optimization" IEEE Trans. On CAD, vol. CAD-6, pp. 270-281, March 1987
11. Amr M. Mohsen and Carver A. Mead "Delay-Tune Optimization for Driving and Sensing of Signals on High-Capacitance Paths of VLSI Systems" IEEE JSSC, vol. Sc-14, No. 2, pp. 462-470, April 1979
12. Sanjay Dhar, Mark A. Franklin and Donald F. Wann "Reduction of Clock Delays in VLSI Structures" Proceedings of International Conference on Computer Design (ICCD-84) Port Chester NY, Oct. 8-11, 1984.
13. H. B. Bakoglu and James D. Meindl "Optimal Interconnection Circuits for VLSI" IEEE Trans. on Electron Devices, Vol. ED-32, No. 5, pp. 903-909, May 1985
14. William J. Dally "A VLSI Architecture for Concurrent Data Structures" Kluwer Academics Publisher, 1987
15. Yvon Savaria "Conception et Veŕification des Circuits VLSr, Eds. Ecole Polytechnique de Montréal, 1988
16. A. Afghani and C. Svensson "Calculation of Clock PathDelay and Skew inVLSI Synchronous Systems" European Conference on Circuit Theory and Design IEE Conference Publication No. 308, London, England pp. 265-269, 1989.
17. H. B Bakoglu "Circuits. Interconnections and Packaging for VLSI" Chapters 4 et 5, Addison-Wesley 1990.
18. Sanjay Dhar and Mark A. Franklin "Optimum Buffer Circuits for Driving Long Uniform Lines" IEEE JSSC, Vol. 26, No. 1, pp. 32-40, January 1991.
19. Carver Mead, Martin Rem "Minimum Propagation Delays in VLSI" IEEE Journal of Solid-State Circuits, vol. Sc-17, No. 4, pp. 773-775, August 1982
20. M. Nekili et Y. Savaria "Comparaison des míthodes d'amplification conventionnelles" internal report, École Polytechnique de Montréal, June 1990
21. M. Afghahi "On RC Line Delays and Scaling in VLSI Systems" Electronic Letter, vol. 24, 1988, pp. 562-563
22. T. Sakurai and K. Tamaru "Simple Formulas for Two- and Three-dimensional capacitances" IEEE Transactions on Electron Devices, vol. ED-30, pp. 183-185, February 1983
23. T. Sakurai "Approximation of Wiring Delay in MOSFET LSI" IEEE Journal of Solid-State Circuits, vol. SC-18, pp. 418-426, Aug. 1983