A rapid cache-aware procedure positioning optimization to favor incremental development

Real-Time Technology and Applications - Proceedings

Volumn , Issue , 2013, Pages 107-116

  Mezzetti, Enrico ^a   Vardanega, Tullio ^a  

^a UNIVERSITY OF PADOVA   (Italy)

Author keywords

Caches; Incremental Development; Memory Layout; Optimization; WCET

Indexed keywords

CACHES; EXPERIMENTAL EVIDENCE; INCREMENTAL DEVELOPMENT; INDUSTRIAL DEVELOPMENT; MEMORY LAYOUT; POSITIONING TECHNIQUES; STATE-OF-THE-ART APPROACH; WCET;

ITERATIVE METHODS; OPTIMIZATION; SOFTWARE ENGINEERING;

CACHE MEMORY;

EID: 84881106952     PISSN: 10801812     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2013.6531084     Document Type: Conference Paper

References (23)

1. R. Wilhelm et al., "The worst-case execution time problem: overview of methods and survey of tools," Trans. on Embedded Computing Systems, vol. 7, no. 3, pp. 1-53, 2008.
2. L. Bradford and R. Quong, "An empirical study on how program layout affects cache miss rates," SIGMETRICS Perform. Eval., vol. 3, no. 27, pp. 28-42, 1999.
3. S. Altmeyer and C. Burguiere, "A new notion of useful cache block to improve the bounds of cache-related preemption delay," in Proc. of the 21st Euromicro Conference on Real- Time Systems (ECRTS), 2009.
4. C. Ferdinand and R. Wilhelm, "Fast and Efficient Cache Behavior Prediction for Real-Time Systems," Real-Time System, vol. XVII, pp. 131-181, 1999.
5. G. Bernat, A. Colin, and S. Petters, "WCET Analysis of Probabilistic Hard Real-Time Systems," in Proc. of the 23rd Int. Real-Time Systems Symposium, 2002.
6. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach. Morgan-Kaufmann, 4th Ed., 2007.
7. E. Mezzetti, N. Holsti, A. Colin, G. Bernat, and T. Vardanega, "Attacking the sources of unpredictability in the instruction cache behavior," in Proc. of the 16th Int. Conference on Real- Time and Network Systems (RTNS), 2008.
8. A. H. Hashemi, D. R. Kaeli, and B. Calder, "Efficient procedure mapping using cache line coloring," ACM SIGPLAN Notices, vol. 32, no. 5, pp. 171-182, 1997.
9. N. Gloy and M. D. Smith, "Procedure placement using temporal-ordering information," ACM Trans. Program. Lang. Syst., vol. 21, no. 5, pp. 977-1027, 1999.
10. K. Pettis and R. C. Hansen, "Profile guided code positioning," ACM SIGPLAN Notices, vol. 25, no. 6, pp. 16-27, 1990.
11. P. Lokuciejewski, H. Falk, and P. Marwedel, "WCET-driven Cache-based Procedure Positioning Optimizations," in Proc. of the 20th Euromicro Conference on Real-Time Systems (ECRTS), 2008.
12. S. Chattopadhyay and A. Roychoudhury, "Unified cache modeling for WCET analysis and layout optimizations," in Proc. of the 30th IEEE Real-Time Systems Symposium, ser. RTSS '09, 2009, pp. 47-56.
13. H. Falk and H. Kotthaus, "Wcet-driven cache-aware code positioning," in Proc. of CASES, 2011.
14. K. Patil, K. Seth, and F. Mueller, "Compositional static instruction cache simulation," in Proc. of the SIGPLAN/ SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), 2004.
15. A. Rakib, O. Parshin, S. Thesing, and R. Wilhelm, "Component-wise instruction-cache behavior prediction," in Automated Technology for Verification and Analysis, 2004.
16. C. Ballabriga, H. Casse, and P. Sainrat, "An improved approach for set-associative instruction cache partial analysis," in Proc. of Symposium on Applied Computing (SAC 08), 2008.
17. P. Puschner and M. Schoeberl, "On composable system timing, task timing, and wcet analysis," in Proc. of the 8th Int. Workshop on WCET Analysis, 2008.
18. T. Lengauer and R. E. Tarjan, "A fast algorithm for finding dominators in a flowgraph," ACM Transactions on Programming Languages and Systems, vol. 1, pp. 121-141, 1979.
19. Tidorum Ltd, "Bound-T tool," 2012, http://www.bound-t.com.
20. AbsInt GmbH, "aiT WCET Analyzer," 2012, http://www.absint.com/ ait/.
21. Aeroflex Gaisler, "LEON2 Processor Family," 2012, http://www.gaisler.com.
22. Universidad Politécnica de Madrid, "GNAT/ORK+ for LEON," 2012, http://polaris.dit.upm.es/ork.
23. M. P. et al., "LEON2 cache characterization. A contribution to WCET determination," in IEEE Int. Symposium on Intelligent Signal Processing (WISP), 2007.