An ultra low-power solution for EEPROM in passive UHF RFID tag IC with a novel read circuit and a time-divided charge pump

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 60, Issue 8, 2013, Pages 2177-2186

  Du, Yongqian ^a   Zhuang, Yiqi ^a   Li, Xiaoming ^a   Liu, Weifeng ^a   Li, Zhenrong ^a   Qi, Zengwei ^a  

^a XIDIAN UNIVERSITY   (China)

Author keywords

Charge pump; EEPROM; low power; read circuit; sense amplifier; tag; UHF RFID

Indexed keywords

ELECTRIC RECTIFIERS; INTEGRATED CIRCUITS; LOW POWER ELECTRONICS; PROM; RADIO SYSTEMS; TIMING CIRCUITS;

CHARGE PUMP; EEPROM; LOW POWER; READ CIRCUITS; SENSE AMPLIFIER; UHF RFID;

CHARGE PUMP CIRCUITS;

EID: 84881091350     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2013.2239095     Document Type: Article

References (18)

1. U. Karthaus and M. Fisher, "Fully integrated passive UHF RFID transponder IC with minimum RF input power," IEEE J. Solid-State Circuits, vol. 38, pp. 1602-1608, Nov. 2003.
2. R. Glidden et al., "Design of ultra-low-cost UHF RFID tags for supply chain applications," IEEE Commun. Mag., vol. 42, pp. 140-151, Aug. 2004.
3. M. Feldhofer, "An authentication protocol in a security layer for RFID smart tags," in Proc. IEEE MELECON, Dec. 2004, vol. 2, pp. 759-762.
4. L. D. Sheng et al., "New design of EEPROM memory for RFID tag IC," IEEE Circuits Devices Mag., pp. 53-59, Nov./Dec. 2006.
5. J. H. Lee et al., "Low-power 512-bit EEPROM designed for UHF RFID tag chip," ETRI J., vol. 30, pp. 347-354, Jun. 2008.
6. H. Nakamoto et al., "A passive UHF RF identification CMOS tag IC using ferroelectric RAM in 0.35-technology," IEEE J. of SolidState Circuits, vol. 42, pp. 101-110, Jan. 2007.
7. K. S. Lee, J. H. Chun, and K.-W. Kwon, "A low power CMOS compatible embedded EEPROM for passive RFID tag," Microelectron. J., pp. 662-668, 2010.
8. U. Karthaus, "Fully integrated passive UHF RFID transponder IC with 16.7-minimum input RF power," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1602-1608, Oct. 2003.
9. F. Xiu, X. Q. He, and L. Zhang, "Key design techniques for a 40 ns 16 kbits EEPROM embedded memory," Microelectron. Eng., vol. 71, no. 3/4, pp. 1516-1520, May 2004.
10. T. Kobayashi, K. Nogami, T. Shirotori, Y. Fujimoto, and T. Kawasaki, "A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture," IEEE J. Solid-state Circuits, vol. 28, no. 4, pp. 523-527, 1993.
11. J. M. Daga et al., "Design techniques for EEPROM's embedded in portable system on chips," IEEE Des. Test Comput., vol. 20, pp. 68-75, Jan. 2003.
12. N. Otsuka and M. A. Horowitz, "Circuit techniques for 1.5 V power supply flash memory," IEEE J. Solid State Circuits, vol. 32, pp. 1217-1230, Aug. 1997.
13. Y. Kown et al., "Double latch pre-charge sense amplifier in non-volatile memory for wireless application," in Proc. Int. Conf. Wireless Commun. Networking Mobile Computing-WiCom, 2011, pp. 1-4.
14. J. F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid-State Circuits, vol. 11, no. 3, pp. 374-374, 1976.
15. J. T. Wu and K. L. Chang, "MoS charge pumps for low-voltage operation," IEEE J. of Solid-State Circuits, vol. 33, no. 4, pp. 592-597, 1998.
16. Y. Moisiadias et al., "A CMOS charge pump for low voltage operation," in Proc. IEEE Int. Symp. Circuits Syst., Switzerland, 2000, vol. 5, pp. 577-580.
17. S. Y. Lai et al., "A high-efficiency CMOS charge pump circuit," Proc. Circuits Syst. ISCAS 2001, vol. 4, pp. 406-409, 2001.
18. R. E. Barnett and J. Liu, "An EEPROM programming controller for passive UHF RFID transponders with gated clock regulation loop and current surge control," IEEE J. Solid-State Circuits, vol. 43, no. 8, pp. 1801-1815, Aug. 2008.