Fully integrated capacitive DC-DC converter with all-digital ripple mitigation technique

IEEE Journal of Solid-State Circuits

Volumn 48, Issue 8, 2013, Pages 1910-1920

  Kudva, Sudhir S ^a   Harjani, Ramesh ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

Capacitance modulation; Dynamic voltage scaling (DVS); Fully integrated capacitive converter; Ripple mitigation; Time modulation

Indexed keywords

CAPACITANCE MODULATION; CAPACITIVE CONVERTERS; DYNAMIC VOLTAGE SCALING; RIPPLE MITIGATION; TIME MODULATION;

CAPACITANCE; CAPACITORS; CMOS INTEGRATED CIRCUITS; DC-DC CONVERTERS; ELECTRIC CONVERTERS; HYSTERESIS; MODULATION; VOLTAGE REGULATORS; VOLTAGE STABILIZING CIRCUITS;

CLOSED LOOP CONTROL SYSTEMS;

EID: 84880924189     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2013.2259044     Document Type: Article

References (19)

1. "Battery statistics," [Online]. Available: http:// batteryuniversity.com/learn/article/battery-statistics
2. "System drivers," Int. Technol. Roadmap, 2009.
3. T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A dynamic voltage scaled microprocessor system," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 342-351, Nov. 2000.
4. J. Wibben and R. Harjani, "A high efficiency DC-DC converter using 2 nHintegrated inductors," IEEE J. Solid-State Circuits, vol. 43, no. 8, pp. 844-854, Aug. 2008.
5. S. Kudva and R. Harjani, "Fully integrated on-chip DC-DC converter with a 450 × output range," IEEE J. Solid-State Circuits, vol. 46, no. 8, pp. 1940-1951, Aug. 2011.
6. P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar, "Area-efficient linear regulator with ultra-fast load regulation," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 933-940, Apr. 2005.
7. R. Balczewski and R. Harjani, "Capacitive voltage multipliers: A high efficiency method to generate multiple on-chip supply voltages," in Proc. ISCAS, 2001, pp. 508-511. (Pubitemid 32470110)
8. C. Pei, R. Booth, H. Ho, N. Kusaba, X. Li, M.-J. Brodsky, P. Parries, H. Shang, R. Divakaruni, and S. Iyer, "A novel, low-cost deep trench decoupling capacitor for high-performance, low-power bulk CMOS applications," in Proc. 9th Int. Conf. Solid-State Integr.-Circuit Technol., 2008, pp. 1146-1149.
9. 2," in Proc. IEEE Symp. VLSI Circuits, 2010, pp. 55-56.
10. H.-P. Le, S. R. Sanders, and E. Alon, "Design techniques for fully intregrated switched-capacitor DC-DC converters," IEEE J. Solid-State Circuits, vol. 46, no. 9, pp. 2120-2131, Sep. 2011.
11. T. D. Cook, T. Akhter, and J. C. Cunningham, "Variable Load, Variable Output Charge-Base Voltage Multipliers," U.S. Patent 7 889 553 B2, Feb. 15, 2011.
12. Y. K. Ramadass, A. A. Fayed, and A. P. Chandrakasan, "A fully-integrated switched-capacitor step-down dc-dc converter with digital capacitance modulation in 45 nm cmos," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2557-2565, Dec. 2010.
13. H. Lee and P. K. T. Mok, "An SC voltage doubler with pseudo-continuous output regulation using a three-stage switchable opamp," IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1216-1229, Jun. 2007. (Pubitemid 46853233)
14. B. Calhoun and A. P. Chandrakasan, "Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 238-245, Jan. 2006. (Pubitemid 43145981)
15. Y. Pu, J. P. D. Gyvez, H. Corporaal, and Y. Ha, "An ultra-low-energy multi-standard JPEG co-processor in 65 nm cmos with sub/near threshold supply voltage," IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 668-680, Mar. 2010.
16. I. J. Chang, J.-J. Kim, S. P. Park, and K. Roy, "A 32 kb 10 T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm cmos," IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 650-658, Feb. 2009.
17. M. Seeman and R. Jain, "Single-Bound Hysteretic Regulation of Switched Capacitor Converters," U.S. Patent 2011/0 074 371, Mar. 31, 2011.
18. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits. Delhi, India: Pearson Education, 2003.
19. "MOSIS wafer acceptance tests," MOSIS [Online]. Available: https://www.mosis.com/cgi-bin/cgiwrap/umosis/swp/params/ibm-013/v15t-8rf-8% lm-dm-c4u10-params.txt