Timing anomalies reloaded

OpenAccess Series in Informatics

Volumn 15, Issue , 2010, Pages 1-10

  Gebhard, Gernot ^a  

^a AbsInt Angewandte Informatik GmbH   (Germany)

Author keywords

Domino Effects; LEON2; MRU Replacement Policy; Timing Anomalies

Indexed keywords

CACHE REPLACEMENT POLICY; DOMINO EFFECTS; HARDWARE ARCHITECTURE; LEON2; REPLACEMENT POLICY; TIMING ANALYSIS; TIMING ANOMALIES;

HARDWARE;

EID: 84880084939     PISSN: 21906807     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.4230/OASIcs.WCET.2010.1     Document Type: Conference Paper

References (12)

1. AEROFLEX GAISLER. http://www.gaisler.com.
2. Christoph Berg. PLRU cache domino effects. In Frank Mueller, editor, 6th Intl. Workshop on WorstCase Execution Time (WCET) Analysis, Dresden, number 06902 in Dagstuhl Seminar Proceedings. Internationales Begegnungs- und Forschungszentrum fuer Informatik (IBFI), July 2006.
3. Hong-Tai Chou and David J. DeWitt. An evaluation of buffer management strategies for relational database systems. In VLDB 1985: Proceedings of the 11th international conference on Very Large Data Bases, pages 127-141. VLDB Endowment, 1985.
4. Jochen Eisinger, Ilia Polian, Björn Becker, Stephan Thesing, Reinhard Wilhelm, and Alexander Metzner. Automatic identification of timing anomalies for cycle-accurate worst-case execution time analysis. In DDECS '06: Proceedings of the 2006 IEEE Design and Diagnostics of Electronic Circuits and systems, pages 13-18, Washington, DC, USA, 2006. IEEE Computer Society.
5. Jakob Engblom and Bengt Jonsson. Processor pipelines and their properties for static WCET analysis. In EMSOFT '02: Proceedings of the Second International Conference on Embedded Software, pages 334-348, London, UK, 2002. Springer-Verlag.
6. Raimund Kirner, Albrecht Kadlec, and Peter Puschner. Precise worst-case execution time analysis for processors with timing anomalies. In Proceedings of the 21st Euromicro Conference on RealTime Systems, pages 119-128, Dublin, Ireland, July 2009. IEEE.
7. Thomas Lundqvist and Per Stenström. Timing anomalies in dynamically scheduled microprocessors. In Real-Time Systems Symposium (RTSS), December 1999.
8. Jan Reineke and Rathijit Sen. Sound and efficient wcet analysis in the presence of timing anomalies. In Niklas Holsti, editor, 9th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, Dagstuhl, Germany, 2009. Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik, Germany.
9. Jan Reineke, Björn Wachter, Stephan Thesing, Reinhard Wilhelm, Ilia Polian, Jochen Eisinger, and Bernd Becker. A definition and classification of timing anomalies. In Workshop on Worst-Case Execution-Time Analysis (WCET), July 2006.
10. Jörn Schneider. Combined Schedulability and WCET Analysis for Real-Time Operating Systems. PhD thesis, Saarland University, 2003.
11. Stephan Thesing. Safe and Precise WCET Determinations by Abstract Interpretation of Pipeline Models. PhD thesis, Saarland University, 2004.
12. Reinhard Wilhelm, Daniel Grund, Jan Reineke, Marc Schlickling, Markus Pister, and Christian Ferdinand. Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Transactions on CAD of Integrated Circuits and Systems, 28(7): 966-978, July 2009.