A 2-Kb one-time programmable memory for UHF passive RFID tag IC in a standard 0.18 μm CMOS process

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 60, Issue 7, 2013, Pages 1810-1822

  Phan, Ngoc Dang ^a   Chang, Ik Joon ^a   Lee, Jong Wook ^a  

^a Kyung Hee University   (South Korea)

Author keywords

Anti fuse; OTP memory; RFID; tag chip

Indexed keywords

ENERGY EFFICIENCY; LOW POWER ELECTRONICS; MEMORY ARCHITECTURE; RADIO FREQUENCY IDENTIFICATION (RFID); SEMICONDUCTOR STORAGE; TIMING CIRCUITS;

ANTI FUSE; LOW VOLTAGE OPERATION; LOW-POWER CIRCUIT DESIGN; ONE-TIME PROGRAMMABLE MEMORY; PASSIVE RFID TAGS; STANDARD CMOS PROCESS; TAG CHIPS; TERMINAL VOLTAGES;

CMOS INTEGRATED CIRCUITS;

EID: 84880051438     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2012.2230500     Document Type: Article

References (19)

1. P. V. Nikitin, K. V. S. Rao, S. F. Lam, V. Pillai, R. Martinez, and H. Heinrich, "Power reflection coefficient analysis for complex impedances in RFID tag design," IEEE Trans. Microw. Theory Tech., vol. 53, no. 9, pp. 2721-2725, Sep. 2005.
2. EPC Radio-Frequency Identity Protocols Class-1 Generation-2 UHF RFID Air Interface Ver. 1.2.0, EPCglobal, 2008.
3. R. Barnett and J. Liu, "An EEPROM programming controller for passive UHF RFID transponders with gated clock regulation loop and current surge control," IEEE J. Solid-State Circuits, vol. 43, no. 8, pp. 1808-1815, Aug. 2008.
4. S. Liu, C. Zou, F. Zhang, and M. Deng, "New design of EEPROM memory for RFID tag IC," IEEE Circuits and Devices Magazine, vol. 22, no. 6, pp. 53-59, Dec. 2006.
5. S. Masui and T. Teramoto, "A 13.56 MHz CMOS RF identification passive tag LSI with ferroelectric random access memory," IEICE Trans. Electron., vol. E88-C, no. 4, pp. 601-606, Apr. 2005.
6. M. Grossmann, O. Lohse, D. Bolten, U. Boettger, and R. Waser, "Lifetime estimation due to imprint failure in ferroeclectric SrBi Ta O thin films," Appl. Phys. Lett., vol. 76, no. 3, pp. 363-365, Jan. 2000.
7. K. Lee and S. H. Kang, "Development of embedded STT-MRAM for mobile system-on-chips," IEEE Trans. Magn., vol. 47, no. 1, pp. 131-136, Jan. 2011.
8. H. K. Cha, I. Yun, J. Kim, B. C. So, K. Chun, I. Nam, and K. Lee, "A 32-KB standard CMOS antifuse one-time programmable ROM embedded in a 16-bit microcontroller," IEEE J. Solid-State Circuits, vol. 41, no. 9, pp. 2115-2124, Sep. 2006.
9. J. Yin, J. Yi, M. K. Law, Y. Ling, M. C. Lee, K. P. Ng, B. Gao, H. C. Luong, A. Bermak, M. Chan, W. H. Ki, C. Y. Tsui, and M. Yuen, "A system-on-chip EPC Gen-2 passive UHF RFID tag with embedded temperature sensor," IEEE J. Solid-State Circuits, vol. 45, no. 11, pp. 2404-2420, Nov. 2010.
10. C. Lauterbach, W. Weber, and D. Röme, "Charge sharing concept and new clocking scheme for power efficiency and electromagnetic emission improvement of boosted charge pumps," IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 719-723, May 2000.
11. H. San, H. Kobayashi, T. Myono, T. Iijima, and N. Kuroiwa, "Highly-efficient low-voltage-operation charge pump circuits using bootstrapped gate transfer switches," Trans. Inst. Electr. Eng. Jpn., vol. 120-C, no. 10, pp. 1339-1345, Oct. 2000.
12. J.-W. Lee, H. T. V. Duong, Q.-H. Huynh, and S.-H. Hong, "A fully integrated HF-band passive RFID tag IC using 0.18 m CMOS technology for low cost security applications," IEEE Trans. Ind. Electron., vol. 58, no. 6, pp. 2531-2540, Jun. 2011.
13. J.-W. Lee and B. Lee, "A long range UHF-band passive RFID tag IC based on high-Q design approach," IEEE Trans. Ind. Electron., vol. 56, pp. 2308-2316, Jul. 2009.
14. XPM Embedded Non-Volatile Memory. Kilopass Technology Inc. [Online]. Available: http://www.kilopass.com/products/otp-memory-ip/xpm-otp-nvm/
15. J. F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid-State Circuits, vol. 11, pp. 374-378, Jun. 1976.
16. J. Shin, I.-Y. Chung, Y. J. Park, and H. S. Min, "A new charge pump without degradation in threshold voltage due to body effect," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1227-1230, Aug. 2000.
17. M.-D. Ker, S.-L. Chen, and C.-S. Tsai, "Design of charge pump with consideration of gate-oxide reliability in low-voltage CMOS processes," IEEE J. Solid-State Circuits, vol. 41, no. 5, pp. 1100-1107, May 2006.
18. J. Lee, J. Kim, G. Lim, T. Kim, J. Lee, K. Park, M. Park, P. Ha, and Y. Kim, "Low-power 512-bit EEPROM designed for UHF RFID tag chip," ETRI J., vol. 30, no. 3, pp. 347-354, Jun. 2008.
19. J.-W. Lee, D. H. T. Vo, S. H. Hong, and Q.-H. Huynh, "A fully integrated high security NFC target IC using 0.18 m CMOS process," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2011, pp. 551-554.