Memory partitioning for multidimensional arrays in high-level synthesis

Proceedings - Design Automation Conference

Volumn , Issue , 2013, Pages

  Wang, Yuxin ^a   Li, Peng ^a   Zhang, Peng ^b   Zhang, Chen ^a   Cong, Jason ^a,b  

^a PEKING UNIVERSITY   (China)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

High level synthesis; Memory padding; Memory partitioning

Indexed keywords

HEURISTIC SOLUTIONS; HIGH LEVEL SYNTHESIS; MEMORY PARTITIONING; MULTIDIMENSIONAL ARRAYS; NEAR-OPTIMAL SOLUTIONS; ONE-DIMENSIONAL ARRAYS; ONE-DIMENSIONAL PARTITIONING; OPTIMAL SOLUTIONS;

COMPUTER AIDED DESIGN; OPTIMAL SYSTEMS;

RANDOM ACCESS STORAGE;

EID: 84879847956     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2463209.2488748     Document Type: Conference Paper

References (21)

1. Bicubic interpolation http://www.mpi-hd.mpg.de/astrophysik/HEA/internal/ Numerical-Recipes/f3-6.pdf.
2. Center for Domain-Specific Computing http://www.cdsc.ucla.edu/.
3. F.Balasa, H.Zhu, I.I.Lucian, "Computation of Storage Requirements for Multi-Dimensional Signal Processing Applications, ? Signal Processing Systemsm, " in IEEE Trans. Very Large Scale Integration Systems (TVLSI), VOL.15, No.4, 2007.
4. JM Software, H.264/AVC Software Coordination, http://iphome.hhi.de/ suehring/tml/.
5. J. Cong, P. Zhang and Y. Zou, "Optimizing Memory Hierarchy Allocation with Loop Transformations for High-Level Synthesis", Proceedings of the 49th Annual Design Automation Conference (DAC 2012), pp. 1233-1238, 2012.
6. J. Cong, W. Jiang, B. Liu, and Y. Zou, "Automatic Memory Partitioning and Scheduling for Throughput and Power Optimization, " in ACM Trans. on Design Automation of Electronic Systems (TODAES), 2011, Vol. 16 Issue 2, Article 15.
7. L. T. Yang, Y. Pan, et al, High performance scientific and engineering computing: hardware/software support, Springer, 2003.
8. M. Gupta, "Automatic Data Partitioning on Distributed Memory Multicomputers, " 1992.
9. P. Clauss, V. Loechner, "Parametric Parametric Analysis of Polyhedral Iteration Spaces, " in Journal of VLSI signal processing systems for signal, image and video technology, Volume 19, Issue 2, pp 179-194, 1998.
10. P. Feautrier, "Some efficient solutions for the affine scheduling problem, part I, one dimensional time, " in International Journal of Parallel Processing, 21(6), December 1992.
11. P. Getreuer, "tvreg: Variational imaging methods for denoising, deconvolution, inpainting, and segmentation, " online available: http://code.google.com/p/cdsc-image-processing-pipeline/downloads/list.
12. P. Li, Y. Wang, P. Zhang, G. Luo, T. Wang, and J. Cong, "Memory Partitioning and Scheduling Co-optimization in Behavioral Synthesis", in Inter. Conf. on Computer-Aided Design (ICCAD), 2012, pp. 488-495.
13. Q. Liu, T. Todman, W. Luk, "Combining Optimizations in Automated Low Power Design, " in Proc.of Design, Automation and Test Europe( DATE), 2010, pp. 1791-1796.
14. ROSE compiler infrastructure, http://rosecompiler.org/.
15. S. Chatterjee, et al, "Generating Local Addresses and Communication Sets for Data-parallel Programs, " Journal of Parallel and Distributed Computing, 1995.
16. S. Verdoolaege, H. Nikolov, and T. Stefanov, "pn: A Tool for Improved Derivation of Process Networks, " EURASIP Journal on Embedded Systems, vol. 2007, pp. 1-13, 2007.
17. Vivado High-Level Synthesis, http://www.xilinx.com/products/design-tools/ vivado/integration/esl-design/hls/index.htm.
18. Xilinx ISE Design Suite, http://www.xilinx.com/.
19. Y. Ben-Asher, N. Rotem, "Automatic Memory Partitioning: Increasing Memory Parallelism via Data Structure Partitioning, " in Proc. of the 8th Int. Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2010, pp, 155-162.
20. Y. Wang, P. Zhang, X. Cheng, and J. Cong "An Integrated and Automated Memory Optimization Flow for FPGA Behavioral Synthesis, " in Asia and South Pacific Design Automation Conf. (ASP-DAC), 2012, pp. 257-262.
21. Polylib, http://www.irisa.fr/polylib/.