메뉴 건너뛰기




Volumn 34, Issue 6, 1987, Pages 1460-1463

Radiation hard 1.0µm cmos technology

Author keywords

[No Author keywords available]

Indexed keywords


EID: 84879310255     PISSN: 00189499     EISSN: 15581578     Source Type: Journal    
DOI: 10.1109/TNS.1987.4337498     Document Type: Article
Times cited : (26)

References (8)
  • 1
    • 0022316599 scopus 로고
    • Lightly Doped Drain Structure for Advanced CMOS (Twin-Tub IV)
    • K.H. Lee et al., “Lightly Doped Drain Structure for Advanced CMOS (Twin-Tub IV)” IEDM Tech. Dig., pp242, 1985.
    • (1985) IEDM Tech. Dig. , pp. 242
    • Lee, K.H.1
  • 2
    • 4244201120 scopus 로고
    • A Symmetric SubMicron CMOS Technology
    • S. Hillenius et al., “A Symmetric SubMicron CMOS Technology” IEDM Tech. Dig., pp252, 1986.
    • (1986) IEDM Tech. Dig. , pp. 252
    • Hillenius, S.1
  • 3
    • 0022987951 scopus 로고
    • A High Performance Submicron CMOS Process with Self-Aligned Channel-Stop and Punch-Through Implants(Twin-Tub V)
    • M. Chen et al., “A High Performance Submicron CMOS Process with Self-Aligned Channel-Stop and Punch-Through Implants(Twin-Tub V)” IEDM Tech. Dig., pp256, 1986.
    • (1986) IEDM Tech. Dig. , pp. 256
    • Chen, M.1
  • 4
    • 0021605304 scopus 로고
    • Correlating the Radiation Response of MOS Capacitors and Transistors
    • Dec.
    • P. Winokur et al., “Correlating the Radiation Response of MOS Capacitors and Transistors” IEEE Trans. Nuc. Sci., NS-31 No 6, pp1453-1460, Dec. 1984
    • (1984) IEEE Trans. Nuc. Sci. , vol.NS-31 , Issue.6 , pp. 1453-1460
    • Winokur, P.1
  • 5
    • 0022896053 scopus 로고
    • Simulation of Worst-Case Total Radiation Effects in CMOS VLSI Circuits
    • Dec.
    • B. Bhuva et al., “Simulation of Worst-Case Total Radiation Effects in CMOS VLSI Circuits”, IEEE Trans. Nuc. Sci., NS-33 33 No 6, pp1546-1550, Dec. 1986
    • (1986) IEEE Trans. Nuc. Sci. , vol.NS-33 , Issue.6 , pp. 1546-1550
    • Bhuva, B.1
  • 6
    • 0001399549 scopus 로고
    • Process Optimization of Radiation Hardened CMOS Circuits
    • Dec.
    • G. Derbenwick et al., “Process Optimization of Radiation Hardened CMOS Circuits”, IEEE Trans. Nuc. Sci., NS-22, No 6, pp2151-2156, Dec. 1975
    • (1975) IEEE Trans. Nuc. Sci. , vol.NS-22 , Issue.6 , pp. 2151-2156
    • Derbenwick, G.1
  • 7
    • 0022188374 scopus 로고
    • Process Dependent BuildUp of Interface States inIrradiated N-Channel MOSFETs
    • Dec.
    • A. Sabnis, “Process Dependent BuildUp of Interface States in Irradiated N-Channel MOSFETs”, IEEE Trans. Nuc. Sci., NS-32, 32, No 6, pp3905-3910, Dec. 1985
    • (1985) IEEE Trans. Nuc. Sci. , vol.NS-32 , Issue.6 , pp. 3905-3910
    • Sabnis, A.1
  • 8
    • 0022879598 scopus 로고
    • Total Dose Hardness Assurance for Microcircuits for Space Environments
    • Dec.
    • P. Buchman, “Total Dose Hardness Assurance for Microcircuits for Space Environments”, IEE Trans. Nuc. Sci., NS-33, No 6, pp1352-1358, Dec. 1986
    • (1986) IEE Trans. Nuc. Sci. , vol.NS-33 , Issue.6 , pp. 1352-1358
    • Buchman, P.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.