Addressing transient and permanent faults in NoC with efficient fault-tolerant deflection router

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 21, Issue 6, 2013, Pages 1053-1066

  Feng, Chaochao ^a   Lu, Zhonghai ^b   Jantsch, Axel ^b   Zhang, Minxuan ^a   Xing, Zuocheng ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

^b ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

Deflection routing; fault tolerance; on line fault diagnosis; permanent fault; transient fault

Indexed keywords

DEFLECTION ROUTINGS; ERROR CONTROL SCHEMES; GRACEFUL DEGRADATION; HYBRID AUTOMATIC REPEAT REQUEST; ON-LINE FAULT DIAGNOSIS; PERMANENT FAULTS; TRANSIENT AND PERMANENT FAULT; TRANSIENT FAULTS;

ALGORITHMS; DEFLECTION (STRUCTURES); ERROR CORRECTION; FAULT DETECTION; FAULT TOLERANCE; FAULT TREE ANALYSIS; ROUTING ALGORITHMS; VLSI CIRCUITS;

ROUTERS;

EID: 84878344088     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2012.2204909     Document Type: Article

References (38)

1. W. J. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Proc. 38th Annu. Design Autom. Conf., 2001, pp. 684-689. (Pubitemid 32841038)
2. C. Constantinescu, "Trends and challenges in VLSI circuit reliability," IEEE Micro, vol. 23, no. 4, pp. 14-19, Jul.-Aug. 2003.
3. Y. H. Kang, T.-J. Kwon, and J. Draper, "Fault-tolerant flow control in on-chip networks," in Proc. 4th ACM/IEEE Int. Netw.-Chip Symp., May 2010, pp. 79-86.
4. S. Murali, T. Theocharides, N. Vijaykrishnan, M. J. Irwin, L. Benini, and G. De Micheli, "Analysis of error recovery schemes for networks on chips," IEEE Design Test Comput., vol. 22, no. 5, pp. 434-442, Sep.-Oct. 2005. (Pubitemid 41522731)
5. S. Pasricha, Y. Zou, D. Connors, and H. J. Siegel, "OE+IOE: A novel turn model based fault tolerant routing scheme for networks-on-chip," in Proc. 8th IEEE/ACM/IFIP Int. Conf. Hardw./Softw. Codesign Syst. Synth., Oct. 2010, pp. 85-94.
6. A. Patooghy and S. G. Miremadi, "XYX: A power & performance efficient fault-tolerant routing algorithm for network on chip," in Proc. 17th Euromicro Int. Parallel, Distrib. Netw.-Based Process. Conf., 2009, pp. 245-251.
7. Z. Lu, M. Zhong, and A. Jantsch, "Evaluation of on-chip networks using deflection routing," in Proc. 16th ACM Great Lakes Symp. VLSI, 2006, pp. 363-368.
8. T. Moscibroda and O. Mutlu, "A case for bufferless routing in on-chip networks," in Proc. 36th Annu. Int. Symp. Comput. Arch., 2009, pp. 196-207.
9. M. Hayenga, N. E. Jerger, and M. Lipasti, "SCARAB: A single cycle adaptive routing and bufferless network," in Proc. 42nd Annu. IEEE/ACM Int. Symp. Microarch., Dec. 2009, pp. 244-254.
10. C. Feng, Z. Lu, A. Jantsch, J. Li, and M. Zhang, "A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for network-on-chip," in Proc. 3rd Int. Workshop Netw. Chip Arch., 2010, pp. 11-16.
11. H. Zimmer and A. Jantsch, "A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip," in Proc. 1st IEEE/ACM/IFIP Int. Conf. Hardw./Softw. Codesign Syst. Synth., Oct. 2003, pp. 188-193.
12. C. Feng, Z. Lu, A. Jantsch, J. Li, and M. Zhang, "FoN: Fault-on-neighbor aware routing algorithm for networks-on-chip," in Proc. 23rd IEEE Int. SoC Conf., Sep. 2010, pp. 441-446.
13. A. Kohler, G. Schley, and M. Radetzki, "Fault tolerant network on chip switching with graceful performance degradation," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 29, no. 6, pp. 883-896, Jun. 2010.
14. D. Bertozzi, L. Benini, and G. De Micheli, "Error control schemes for on-chip communication links: The energy-reliability tradeoff," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 6, pp. 818-831, Jun. 2005. (Pubitemid 40818746)
15. C. Grecu, A. Ivanov, R. Saleh, E. S. Sogomonyan, and P. P. Pande, "Online fault detection and location for NoC interconnects," in Proc. 12th IEEE Int. On-Line Test. Symp., Jul. 2006, pp. 145-150. (Pubitemid 46603884)
16. J. Raik, R. Ubar, and V. Govind, "Test configurations for diagnosing faulty links in NoC switches," in Proc. IEEE Eur. Test Symp., May 2007, pp. 29-34. (Pubitemid 47431715)
17. T. Lehtonen, D. Wolpert, P. Liljeberg, J. Plosila, and P. Ampadu, "Self-adaptive system for addressing permanent errors in on-chip interconnects," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 4, pp. 527-540, Apr. 2010.
18. Q. Yu and P. Ampadu, "Transient and permanent error co-management method for reliable networks-on-chip," in Proc. 4th ACM/IEEE Int. Netw.-Chip Symp., May 2010, pp. 145-154.
19. A. Ejlali, B. M. Al-Hashimi, P. Rosinger, and S. G. Miremadi, "Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks," in Proc. Design, Autom. Test Eur. Conf. Exhibit., 2007, pp. 1-6.
20. M. Ali, M. Welzl, and S. Hessler, "An end-to-end reliability protocol to address transient faults in network on chips," in Proc. Workshop Diag. Serv. Netw.-Chips, 2007, pp. 376-380.
21. D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, and C. R. Das, "Exploring fault-tolerant network-on-chip architectures," in Proc. Int. Conf. Dependable Syst. Netw., 2006, pp. 93-104. (Pubitemid 44930411)
22. T. Dumitras, S. Kerner, and R. Marculescu, "Toward on-chip fault-tolerant communication," in Proc. Asia South Pacific Design Autom. Conf., 2003, pp. 225-232.
23. M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "Fault tolerant algorithms for network-on-chip interconnect," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, Feb. 2004, pp. 46-51.
24. Z. Zhang, A. Greiner, and S. Taktak, "A reconfigurable routing algorithm for a fault-tolerant 2D-mesh network-on-chip," in Proc. 45th ACM/IEEE Design Autom. Conf., Jun. 2008, pp. 441-446.
25. R. Holsmark, M. Palesi, and S. Kumar, "Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions," J. Syst. Arch., vol. 54, nos. 3-4, pp. 427-440, 2008. (Pubitemid 351615324)
26. D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester, and D. Blaauw, "A highly resilient routing algorithm for fault-tolerant NoCs," in Proc. Design, Autom. Test Eur. Conf. Exhibit., 2009, pp. 21-26.
27. M. D. Schroeder, A. D. Birrell, M. Burrows, H. Murray, R. M. Needham, T. L. Rodeheffer, E. H. Satterthwaite, and C. P. Thacker, "Autonet: A high-speed, self-configuring local area network using point-to-point links," IEEE J. Sel. Areas Commun., vol. 9, no. 8, pp. 1318-1335, Oct. 1991.
28. V. Puente, J. A. Gregorio, F. Vallejo, and R. Beivide, "Immunet: Dependable routing for interconnection networks with arbitrary topology," IEEE Trans. Comput., vol. 57, no. 12, pp. 1676-1689, Dec. 2008.
29. T. Schonwald, J. Zimmermann, O. Bringmann, and W. Rosenstiel, "Fully adaptive fault-tolerant routing algorithm for network-on-chip architectures," in Proc. 10th Euromicro Conf. Digital Syst. Design Arch., Methods Tools, 2007, pp. 527-534.
30. A. Mejia, M. Palesi, J. Flich, S. Kumar, P. Lopez, R. Holsmark, and J. Duato, "Region-based routing: A mechanism to support efficient routing algorithms in NoCs," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 3, pp. 356-369, Mar. 2009.
31. E. Nilsson, M. Millberg, J. Oberg, and A. Jantsch, "Load distribution with the proximity congestion awareness in a network on chip," in Proc. Design, Autom. Test Eur. Conf. Exhibit., 2003, pp. 1126-1127.
32. X. Chen, Z. Lu, A. Jantsch, and S. Chen, "Supporting distributed shared memory on multi-core network-on-chips using a dual microcoded controller," in Proc. Design, Autom. Test Eur. Conf. Exhibit., 2010, pp. 39-44.
33. B. Narasimham, V. Ramachandran, B. L. Bhuva, R. D. Schrimpf, A. F. Witulski, W. T. Holman, L. W. Massengill, J. D. Black, W. H. Robinson, and D. McMorrow, "On-chip characterization of single-event transient pulsewidths," IEEE Trans. Device Mater. Rel., vol. 6, no. 4, pp. 542-549, Dec. 2006.
34. T. K. Moon, Error Correction Coding: Mathematical Methods and Algorithms. New York: Wiley, 2005, pp. 235-237.
35. T. Lehtonen, P. Liljeberg, and J. Plosila, "Analysis of forward error correction methods for nanoscale networks-on-chip," in Proc. 2nd Int. Conf. Nano-Netw., 2007, pp. 1-5.
36. J. A. Boyan and M. L. Littman, "Packet routing in dynamically changing networks: A reinforcement learning approach," in Advances in Neural Information Processing Systems 6, vol. 6. San Mateo, CA: Morgan Kaufmann, 1994, pp. 671-678.
37. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Mateo, CA: Morgan Kaufmann, 2004, pp. 50-51.
38. R. M. Piedra, "Parallel 1-D FFT implementation with TMS320C4× DSPs," Texas Instruments, Dallas, TX, Tech. Rep. SRPA 108, Feb. 1994.