RAMZzz: Rank-aware DRAM power management with dynamic migrations and demotions

International Conference for High Performance Computing, Networking, Storage and Analysis, SC

Volumn , Issue , 2012, Pages

  Wu, Donghong ^a,c   He, Bingsheng ^a   Tang, Xueyan ^a   Xu, Jianliang ^b   Guo, Minyi ^c  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

^b HONG KONG BAPTIST UNIVERSITY   (Hong Kong)

^c SHANGHAI JIAO TONG UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

CYCLE-ACCURATE SIMULATION; DATA ACCESS PATTERNS; DYNAMIC MIGRATION; DYNAMIC PAGE MIGRATION; ENERGY SAVING POLICIES; MEMORY CONTROLLER; POWER MANAGEMENTS; PREDICTION MODEL;

DIGITAL STORAGE; ENERGY CONSERVATION; ENERGY UTILIZATION; SUPERVISORY PERSONNEL;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84877717053     PISSN: 21674329     EISSN: 21674337     Source Type: Conference Proceeding    
DOI: 10.1109/SC.2012.99     Document Type: Conference Paper

References (39)

1. J. H. Ahn, N. P. Jouppi, C. Kozyrakis, J. Leverich, and R. S. Schreiber. Future scaling of processor-memory interfaces. In Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, SC '09, pages 42:1-42:12, New York, NY, USA, 2009. ACM.
2. A. M. Amin and Z. A. Chishti. Rank-aware cache replacement and write buffering to improve dram energy efficiency. In Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, ISLPED '10, pages 383-388, New York, NY, USA, 2010. ACM.
3. C. Bae and T. Jamel. Energy-aware memory management through database buffer management. In Third Workshop on Energy-Efficient Design, 2011.
4. M. Bi, R. Duan, and C. Gniady. Delay-hiding energy management mechanisms for dram. In HPCA'10, pages 1-10, 2010.
5. E. Cooper-Balis and B. Jacob. Fine-grained activation for power reduction in dram. IEEE Micro, 30:34-47, May 2010.
6. H. David, C. Fallin, E. Gorbatov, U. R. Hanebutte, and O. Mutlu. Memory power management via dynamic voltage/frequency scaling. In Proceedings of the 8th ACM international conference on Autonomic computing, ICAC '11, pages 31-40, New York, NY, USA, 2011. ACM.
7. V. Delaluz, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Energy-oriented compiler optimizations for partitioned memory architectures. In Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, CASES '00, pages 138-147, New York, NY, USA, 2000. ACM.
8. V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin. Dram energy management using software and hardware directed power mode control. In Proceedings of the 7th International Symposium on High-Performance Computer Architecture, HPCA '01, pages 159-, Washington, DC, USA, 2001. IEEE Computer Society.
9. V. Delaluz, A. Sivasubramaniam, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Scheduler-based dram energy management. In Proceedings of the 39th annual Design Automation Conference, DAC '02, pages 697-702, New York, NY, USA, 2002. ACM.
10. Q. Deng, D. Meisner, L. Ramos, T. F. Wenisch, and R. Bianchini. Memscale: active low-power modes for main memory. In Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, ASPLOS '11, pages 225-238, New York, NY, USA, 2011. ACM.
11. B. Diniz, D. Guedes, W. Meira, Jr., and R. Bianchini. Limiting the power consumption of main memory. In Proceedings of the 34th annual international symposium on Computer architecture, ISCA '07, pages 290-301, New York, NY, USA, 2007. ACM.
12. X. Fan, C. Ellis, and A. Lebeck. Memory controller policies for dram power management. In Proceedings of the 2001 international symposium on Low power electronics and design, ISLPED '01, pages 129-134, New York, NY, USA, 2001. ACM.
13. B. He and Q. Luo. Cache-oblivious query processing. In CIDR, pages 44-55, 2007.
14. B. He and Q. Luo. Cache-oblivious databases: Limitations and opportunities. ACM Trans. Database Syst., 33(2):8:1-8:42, June 2008.
15. B. He, Q. Luo, and B. Choi. Cache-conscious automata for xml filtering. IEEE Trans. on Knowl. and Data Eng., 18(12):1629-1644, Dec. 2006. (Pubitemid 44711722)
16. U. Hoelzle and L. A. Barroso. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines. Morgan and Claypool Publishers, 1st edition, 2009.
17. H. Huang, P. Pillai, and K. G. Shin. Design and implementation of power-aware virtual memory. In Proceedings of the annual conference on USENIX Annual Technical Conference, pages 5-5, Berkeley, CA, USA, 2003. USENIX Association.
18. H. Huang, K. G. Shin, C. Lefurgy, and T. Keller. Improving energy efficiency by making dram less randomly accessed. In Proceedings of the 2005 international symposium on Low power electronics and design, ISLPED '05, pages 393-398, New York, NY, USA, 2005. ACM.
19. I. Hur and C. Lin. A comprehensive approach to dram power management. In HPCA'08, pages 305-316, 2008.
20. Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter. Atlas: A scalable and high-performance scheduling algorithm for multiple memory controllers. In High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on, pages 1-12, 2010.
21. K. Kumar, K. Doshi, M. Dimitrov, and Y.-H. Lu. Memory energy management for an enterprise decision support system. In Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, ISLPED '11, pages 277-282, Piscataway, NJ, USA, 2011. IEEE Press.
22. A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis. Power aware page allocation. In Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, ASPLOS-IX, pages 105-116, New York, NY, USA, 2000. ACM.
23. C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T. W. Keller. Energy management for commercial servers. Computer, 36:39-48, December 2003.
24. S. Liu, K. Pattabiraman, T. Moscibroda, and B. G. Zorn. Flikker: saving dram refresh-power through critical data partitioning. In Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, ASPLOS '11, pages 213-224, New York, NY, USA, 2011. ACM.
25. D. Meisner, B. T. Gold, and T. F. Wenisch. Powernap: eliminating server idle power. In Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, ASPLOS '09, pages 205-216, New York, NY, USA, 2009. ACM.
26. Micron Technology, Inc. MT41J128M8BY-187E. http://download.micron.com/ pdf/datasheets/dram/ddr3/1GbDDR3SDRAM.pdf, 2009.
27. Micron Technology, Inc. MT47H64M16HR-25E. download.micron.com/pdf/ datasheets/dram/ddr2/1GbDDR2.pdf, 2010.
28. Micron Technology, Inc. System Power Calculator. http://www.micron.com/ support/designsupport/tools/powercalc/powercalc.aspx, 2012.
29. J. Ousterhout, P. Agrawal, D. Erickson, C. Kozyrakis, J. Leverich, D. Mazières, S. Mitra, A. Narayanan, G. Parulkar, M. Rosenblum, S. M. Rumble, E. Stratmann, and R. Stutsman. The case for ramclouds: scalable high-performance storage entirely in dram. SIGOPS Oper. Syst. Rev., 43:92-105, January 2010.
30. V. Pandey, W. Jiang, Y. Zhou, and R. Bianchini. Dma-aware memory energy management. In HPCA'06, pages 133-144, 2006.
31. L. E. Ramos, E. Gorbatov, and R. Bianchini. Page placement in hybrid memory systems. In Proceedings of the international conference on Supercomputing, ICS '11, pages 85-95, New York, NY, USA, 2011. ACM.
32. K. Sudan, N. Chatterjee, D. Nellans, M. Awasthi, R. Balasubramonian, and A. Davis. Micro-pages: increasing dram efficiency with locality-aware data placement. In Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, ASPLOS '10, pages 219-230, New York, NY, USA, 2010. ACM.
33. A. N. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian, A. Davis, and N. P. Jouppi. Rethinking dram design and organization for energy-constrained multi-cores. In Proceedings of the 37th annual international symposium on Computer architecture, ISCA '10, pages 175-186. ACM, 2010.
34. M. S. Ware, K. Rajamani, M. S. Floyd, B. Brock, J. C. Rubio, F. L. R. III, and J. B. Carter. Architecting for power management: The ibm power7 approach. In HPCA'10, pages 1-11, 2010.
35. Xilinx, Inc. Spartan-6 FPGA Memory Controller User Guide. http://www.xilinx.com/support/documentation/user guides/ug388.pdf, 2010.
36. M. T. Yourst. Ptlsim: A cycle accurate full system x86-64 microarchitectural simulator. In ISPASS, 2007.
37. H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu. Mini-rank: Adaptive dram architecture for improving memory power efficiency. In Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, MICRO 41, pages 210-221, Washington, DC, USA, 2008. IEEE Computer Society.
38. H. Zheng and Z. Zhu. Power and performance trade-offs in contemporary dram system designs for multicore processors. IEEE Trans. Comput., 59:1033-1046, August 2010.
39. Y. Zhou, J. Philbin, and K. Li. The multi-queue replacement algorithm for second level buffer caches. In Proceedings of the General Track: 2002 USENIX Annual Technical Conference, pages 91-104, Berkeley, CA, USA, 2001. USENIX Association.