WOM codes reduce write amplification in NAND flash memory

Proceedings - IEEE Global Communications Conference, GLOBECOM

Volumn , Issue , 2012, Pages 3225-3230

  Luojie, Xiang ^a   Kurkoski, Brian M ^b   Yaakobi, Eitan ^c  

^a Purdue University   (United States)

^b JAPAN ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY   (Japan)

^c CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENCODING (SYMBOLS); MEMORY ARCHITECTURE; NAND CIRCUITS;

ANALYSIS AND SIMULATION; CLOSED-FORM EXPRESSION; CODED SYSTEM; GARBAGE COLLECTION; MEMORY CODES; NAND FLASH; NAND FLASH MEMORY; OVER PROVISIONING; WRITE AMPLIFICATIONS; WRITE ONCE;

FLASH MEMORY;

EID: 84877646566     PISSN: 23340983     EISSN: 25766813     Source Type: Conference Proceeding    
DOI: 10.1109/GLOCOM.2012.6503611     Document Type: Conference Paper

References (17)

1. A. Jagmohan et al., "Write amplification reduction in NAND flash through multi-write coding", in IEEE 26th Symp. Mass Storage Syst. Technologies (MSST), 2010, pp. 1-6.
2. R. Agarwal and M. Marrow, "A closed-form expression for write amplification in NAND flash", in IEEE Globecom 2010 workshop Applicat. Commun. Theory Emerging Memory Technologies, 2010, pp. 1908-1912.
3. T.-S. Chung et al., "A survey of Flash Translation Layer", J. Syst. Archit, vol. 55, pp. 332-343, May, 2009.
4. W. Bux, "Performance evaluation of the write operation in flash-based solid-state drives", IBM Research, Zurich, Rschlikon, Rep. RZ3757, 2009.
5. X.-Y. Hu et al., "Write amplification analysis in flash-based solid-state drives", in Proc. ACM SysStor: Israeli Experimental Syst. Conf., May 2009.
6. X.-Y. Hu and R. Haas, "The fundamental limit of flash random write performance: understanding, analysis and performance modelling", IBM Research, Rep. RZ 3771, Mar. 2010.
7. L.J. Xiang and B. M. Kurkoski, "An improved analytical expression for write amplification in NAND flash", in Proc. Int. Conf. Computing, Networking Commun., Maui, Hawaii, USA, Jan. 2012.
8. R. L. Rivest and A. Shamir, "How to reuse a write - once memory", in Proc. ACM STOC, 1982, pp. 105-113.
9. F.-W. Fu and A. J. Han Vinck, "On the capacity of generalized write-once memory with state transitions described by an arbitrary directed acyclic graph", IEEE Trans. Inf. Theory, vol. 45, no. 1, Jan. 1999.
10. N. Shibata et al. "A 70 nm 16 gb 16-Level-Cell NAND ash memory", IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 929-937, 2008.
11. R. Gabrys et al., "Non-binary WOM-codes for multilevel flash memories", in Inform. Theory Workshop, pp. 40-44, Oct. 2011.
12. S. Kayser et al., "Multiple-write WOM-codes", in Proc. of 2010 48th Annual Allerton Conf. Commun., Control, Computing, Allerton, pp. 1062- 1068, Otc. 2010.
13. R. Gabrys and L. Dolecek, "Characterizing capacity achieving write once memory codes for multilevel flash memories", in Proc. 2011 IEEE Int. Symp. Inform. Theory, pp. 2517-2521, Jul. 2011.
14. Y. Li et al. "A 16 Gb 3-bit per cell (X3) NAND flash memory on 56 nm technology with 8 MB/s write rate", IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 195-207, Jan. 2009.
15. T. Futatsuyama et al., "A 113mm2 32Gb 3b/cell NAND flash memory", in IEEE Int. Solid-State Circuits Conf., pp. 242-243, Feb. 2009.
16. C. Trinh and N. Shibata et al., "A 5.6MB/s 64Gb 4b/cell NAND flash memory in 43nm CMOS", in IEEE Int. Solid-State Circuits Conf., pp. 246-247, Feb. 2009.
17. T. Frankie et al., "The effect of TRIM requests on write amplification in solid state drives", in Seventh Int. Conf. Commun., Internet, Inform. Technology, Baltimore, MD, USA, May, 2012.