Writing cosets of a convolutional code to increase the Lifetime of Flash memory

2012 50th Annual Allerton Conference on Communication, Control, and Computing, Allerton 2012

Volumn , Issue , 2012, Pages 308-318

  Jacobvitz, Adam N ^a   Calderbank, R ^a   Sorin, Daniel J ^a  

^a Duke University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENCODING AND DECODING; ERROR CORRECTING CODE; HAMMING WEIGHTS; LIFETIME EXTENSION; MULTILEVEL CELL; SINGLE ERROR CORRECTIONS; SINGLE LEVEL CELLS; WRITE EFFICIENCY;

CELLS; COMMUNICATION; CONVOLUTIONAL CODES; CYTOLOGY; EFFICIENCY; FLASH MEMORY;

ERROR CORRECTION;

EID: 84875720495     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/Allerton.2012.6483234     Document Type: Conference Paper

References (42)

1. Seagate, "Barracuda datasheet," Nov. 2011. [Online]. Available: http://www.seagate.com/files/staticfiles/docs/pdf/datasheet/disc/ barracudads1737-1-1111us.pdf
2. E. Pinheiro, W.-D. Weber, and L. A. Barroso, "Failure trends in a large disk drive population," in 5th Annual USENIX Conf. on File and Storage Tech., 2007, pp. 17-29.
3. F. Masuoka, "Charge pumping semiconductor memory," U.S. Patent 4 223 333, 1980.
4. E. Harari, "The Non-Volatile memory industry - a personal journey," in 3rd International Memory Workshop, May 2011, pp. 1 -4.
5. "Western digital AV-GP WD20EURS 2TB 64MB cache SATA 3.0Gb/s 3.5" internal hard drive -Bare drive." [Online]. Available: http://www.newegg.com/Product/Product.aspx?Item=N82E16822136783
6. "Seagate constellation ES ST1000NM0001 1TB 7200 RPM 64MB cache SAS 6Gb/s 3.5" internal enterprise hard drive -Bare drive." [Online]. Available: http://www.newegg.com/Product/Product.aspx?Item=N82E16822148868
7. "OCZ agility 4 AGT4-25SAT3-128G 2.5" 128GB SATA III MLC internal solid state drive (SSD)." [Online]. Available: http://www.newegg.com/Product/Product.aspx?Item=N82E16820227807
8. "Intel 313 series hawley creek SSDSA2VP020G301 2.5" 20GB SATA II SLC internal solid state drive (SSD)." [Online]. Available: http://www.newegg.com/Product/Product.aspx?Item=N82E16820167118
9. D. Andersen and S. Swanson, "Rethinking flash in the data center," IEEE Micro, vol. 30, no. 4, pp. 52-54, July-Aug 2010.
10. Semiconductor Industry Association, "International technology roadmap for semiconductors pids," Tech. Rep., 2011.
11. L.-P. Chang, "On efficient wear leveling for large-scale flash-memory storage systems," in ACM Symposium on Applied Computing. New York, NY, USA: ACM, 2007, pp. 1126-1130. (Pubitemid 47568452)
12. A. Nozoe, H. Kotani, T. Tsujikawa, K. Yoshida, K. Furusawa, M. Kato, T. Nishimoto, H. Kume, H. Kurata, N. Miyamoto, S. Kubono, M. Kanamitsu, K. Koda, T. Nakayama, Y. Kouro, A. Hosogane, N. Ajika, and K. Koyashi, "A 256-Mb multilevel flash memory with 2-MB/s program rate for mass storage applications," IEEE Journal of Solid-State Circuits, vol. 34, no. 11, pp. 1544 -1550, Nov. 1999. (Pubitemid 32081529)
13. Y. Cassuto, M. Schwartz, V. Bohossian, and J. Bruck, "Codes for Multi-Level flash memories: Correcting asymmetric Limited-Magnitude errors," in IEEE International Symposium on Information Theory, Jun. 2007, pp. 1176 -1180.
14. A. Modelli, A. Visconti, and R. Bez, "Advanced flash memory reliability," in International Conference on Integrated Circuit Design and Technology, 2004, pp. 211 - 218.
15. L. Lastras-Montano, M. Franceschini, T. Mittelholzer, J. Karidis, and M. Wegman, "On the lifetime of multilevel memories," in IEEE International Symposium on Information Theory, 2009, pp. 1224-1228.
16. A. Bandyopadhyay, G. Serrano, and P. Hasler, "Programming analog computational memory elements to 0.2% accuracy over 3.5 decades using a predictive method," in IEEE International Symposium on Circuits and Systems, 2005, pp. 2148 - 2151.
17. A. Jiang, R. Mateescu, M. Schwartz, and J. Bruck, "Rank modulation for flash memories," IEEE Transactions on Information Theory, vol. 55, no. 6, pp. 2659 -2673, Jun. 2009.
18. Mingahai Qin, Eitan Yaakobi, and Paul Siegel, "Optimized cell programming for flash memories with quantizers," in IEEE International Symposium on Information Theory. Cambridge, MA, USA: IEEE, 2012.
19. M. Bagatin, S. Gerardin, and A. Paccagnella, "Alpha-Induced soft errors in floating gate flash memories," IEEE International Reliability Physics Symposium, 2012.
20. S. Gerardin, M. Bagatin, A. Paccagnella, G. Cellere, A. Visconti, S. Beltrami, C. Andreani, G. Gorini, and C. D. Frost, "Scaling trends of neutron effects in MLC NAND flash memories," in International Reliability Physics Symposium. IEEE, May 2010, pp. 400-406.
21. N. Mielke, T. Marquart, N. Wu, J. Kessenich, H. Belgal, E. Schares, F. Trivedi, E. Goodness, and L. R. Nevill, "Bit error rate in NAND flash memories," in International Reliability Physics Symposium. IEEE, May 2008, pp. 9-19.
22. G. D. Forney, "Coset codes. i. introduction and geometrical classification," Trans. on Info. Theory, vol. 34, no. 5, pp. 1123-1151, 1988.
23. - "Coset codes. II. binary lattices and related codes," Trans. on Info. Theory, vol. 34, no. 5, pp. 1152-1187, 1988.
24. P. Pavan, R. Bez, P. Olivo, and E. Zanoni, "Flash memory cells-an overview," Proceedings of the IEEE, vol. 85, no. 8, pp. 1248-1271, Aug. 1997. (Pubitemid 127748129)
25. J. Gray and C. van Ingen, "Empirical measurements of disk failure rates and error rates," MSR, Tech. Rep. MSR-TR-2005-166, Jan. 2007.
26. R. L. Rivest and A. Shamir, "How to reuse a write-once memory," Information and Control, vol. 55, no. 1-3, pp. 1 - 19, 1982.
27. E. Yaakobi, S. Kayser, P. Siegel, A. Vardy, and J. Wolf, "Efficient two-write WOM-codes," in Info. Theory Wrkshp, 2010, pp. 1-5.
28. S. Kayser, E. Yaakobi, P. Siegel, A. Vardy, and J. Wolf, "Multiple-write WOM-codes," in Proceedings of the 48th Annual Allerton Conference on Communication, Control, and Computing, Oct. 2010, pp. 1062 - 1068.
29. T. Cover, "Enumerative source encoding," IEEE Transactions on Information Theory, vol. 19, no. 1, pp. 73 - 77, Jan 1973.
30. A. Jiang, V. Bohossian, and J. Bruck, "Floating codes for joint information storage in write asymmetric memories," in International Symposium on Information Theory. IEEE, Jun. 2007, pp. 1166-1170.
31. F. Chierichetti, H. Finucane, Z. Liu, and M. Mitzenmacher, "Designing floating codes for expected performance," IEEE Transactions on Information Theory, vol. 56, no. 3, pp. 968-978, Mar. 2010.
32. A. Jagmohan, M. Franceschini, and L. Lastras, "Write amplification reduction in NAND flash through multi-write coding," in Proceedings of the 26th Symposium on Mass Storage Systems and Technologies. IEEE, May 2010, pp. 1-6.
33. H. C. So and S. C. Wong, "Multibit-per-cell non-volatile memory with error detection and correction," U.S. Patent 5 909 449, Jun., 1999.
34. Michele M. Franceschini and Ashish Jagmohan, "Multi-Write endurance and error control coding of Non-Volatile memories," Apr. 2012.
35. A. V. Kuznetsov and B. S. Tsybakov, "Coding in a memory with defective cells," Probl. Peredachi Inf., vol. 10, pp. 52-60, 1974.
36. C. Heegard and A. Gamal, "On the capacity of computer memory with defects," IEEE Transactions on Information Theory, vol. 29, no. 5, pp. 731 - 739, Sept 1983.
37. E. Hwang, S. Jeon, R. Negi, B. V. K. V. Kumar, and M. Cheng, "Coding with side information for radiation-tolerant memory devices," IPN Progress Report, vol. 42, no. 187, Nov. 2011.
38. E. Hwang, R. Negi, and B. Kumar, "Additive encoding low-density parity-check (ae-ldpc) codes for two-dimensional magnetic recording (tdmr)," in International Conference on Computing, Networking and Communications, Feb 2012, pp. 481 -485.
39. G. D. Forney, "Trellis shaping," IEEE Transactions on Information Theory, vol. 38, no. 2, pp. 281-300, Mar. 1992.
40. S. Cho and H. Lee, "Flip-n-write: a simple deterministic technique to improve pram write performance, energy and endurance," in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture. New York, NY, USA: ACM, 2009, pp. 347-357.
41. S. Lin and D. J. Costello, Jr, Error Control Coding, 2nd ed. Pearson Prentice Hall, 2004.
42. A. Calderbank, A. Duel-Hallen, P. Fishburn, and A. Rabinovich, "Interpolation by convolutional codes, overload distortion, and the erasure channel," Trans. on Info. Theory, vol. 45, no. 1, pp. 94 -105, Jan 1999.