Thermal-aware task scheduling in 3D chip multiprocessor with real-time constrained workloads

Transactions on Embedded Computing Systems

Volumn 12, Issue 2, 2013, Pages

  Li, Jiayin ^a   Qiu, Meikang ^a   Niu, Jian Wei ^b   Yang, Laurence T ^c   Zhu, Yongxin ^d   Zhong, Ming ^e  

^a UNIVERSITY OF KENTUCKY   (United States)

^b BEIHANG UNIVERSITY   (China)

^c ST FRANCIS XAVIER UNIVERSITY   (Canada)

^d SHANGHAI JIAO TONG UNIVERSITY   (China)

^e SHENZHEN UNIVERSITY   (China)

Author keywords

Peak temperature; Real time constraint; Task scheduling; Thermal

Indexed keywords

CHIP MULTIPROCESSOR; CHIP MULTIPROCESSORS; PEAK TEMPERATURES; REAL TIME CONSTRAINTS; ROTATION SCHEDULING; TASK-SCHEDULING; TASK-SCHEDULING ALGORITHMS; THERMAL;

NETWORK ARCHITECTURE; SCHEDULING ALGORITHMS; THREE DIMENSIONAL COMPUTER GRAPHICS;

MULTITASKING;

EID: 84874887986     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/2423636.2423642     Document Type: Article

References (37)

1. ALLEC, N., HASSAN, Z., SHANG, L., DICK, R. P., AND YANG, R. 2008. Thermalscope: Multi-scale thermal analysis for nanometer-scale integrated circuits. In Proceedings of the ACM/IEEE International Conference on Computer Aided Design (ACM/IEEE ICCAD). 75-82.
2. AYOUB, R. AND ROSING, T. S. 2009. Predict and act: dynamic thermal management for multi-core processors. In Proceeding of the 2009 International Symposium on Low Power Electronics and Design (ISLPED'09). ACM, 99-104.
3. BLACK, B., ANNAVARAM, M., BREKELBAUM, N., DEVALE, J., JIANG, L., LOH, G. H., MCCAULE, D., MORROW, P., NELSON, D. W., AND PANTUSO, D. 2006. Die stacking (3D) microarchitecture. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. 469-479. (Pubitemid 351337019)
4. BROOKS, D., TIWARI, V., AND MARTONOSI, M. 2000. WATTCH: A framework for architectural-level power analysis and optimizations. In Proceedings of the IEEE Annual International Symposium on Computer Architecture (IEEE ISCA). 83-94.
5. CHAO, L.-F., LAPAUGH, A., AND SHA, E. H.-M. 1997. Rotation scheduling: A loop pipelining algorithm. IEEE Trans. Comput. Aided Design Integ. Circ. Syst. 16, 3 (Mar.), 229-239. (Pubitemid 127767669)
6. CHAPARRO, P., GONŹALEZ, J., CAI, Q., AND CHRYSLER, G. 2009. Dynamic thermal management using thin-film thermoelectric cooling. In Proceedings of the 2009 International Symposium on Low Power Electronics and Design (ISLPED'09). ACM, 111-116.
7. COSKUN, A., ROSING, T., AND GROSS, K. 2008. Proactive temperature balancing for low cost thermal management in MPSoCs. In Proceedings of the ACM/IEEE International Conference on Computer-Aided Design (ACM/IEEE ICCAD).
8. COSKUN, A. K., AYALA, J. L., ATIENZA, D., ROSING, T. S., AND LEBLEBICI, Y. 2009. Dynamic thermal management in 3D multicore architectures. In Proceedings of the ACM/IEEE Conference and Exhibition on Design, Automation, and Test in Europe (DATE). 1410-1415.
9. HAN, Y., KOREN, I., AND MORITZ, C. A. 2005. Temperature aware floorplanning. In Proceedings of the Workshop on Temperature-Aware Computer Systems.
10. IBARRA, O. H. AND KIM, C. E. 1977. Heuristic algorithms for scheduling independent tasks on nonidentical processors. J. ACM 24, 2, 280-289.
11. JEDEC. 2009. Failure mechanisms and models for semiconductor devices. http://www.jedec.org.
12. KESSLER, R. E. 1999. The Alpha 21264 microprocessor. IEEE Micro 19, 2, 24-36.
13. LIN, C., YANG, C., AND KING, K. 2009. PPT: joint performance/power/ thermal management of DRAM memory for multi-core systems. In Proceedings of the 2009 International Symposium on Low Power Electronics and Design (ISLPED'09). ACM, 93-98.
14. LIU, S. AND QIU, M. 2010. Thermal-aware scheduling for peak temperature reduction with stochastic workloads. In Proceedings of the IEEE Real-Time and Embedded Technology and Appreciation Symposium (IEEE/ACM RTAS).
15. LIU, S., ZHANG, J., WU, Q., AND QIU, Q. 2010. Thermal-aware job allocation and scheduling for three dimensional chip multiprocessor. In Proceedings of the IEEE International Symposium on Quality Electronic Design. 390-398.
16. MOSSE, D., AYDIN, H., CHILDERS, B., AND MELHEM, R. 2000. Compiler-assisted dynamic power-aware scheduling for real-time applications. In Proceedings of the Workshop on Compilers and Operating Systems for Low-Power.
17. MULAS, F., PITTAU, M., BUTTU, M., CARTA, S., ACQUAVIVA, A., BENINI, L., AND ATIENZA, D. 2008. Thermal balancing policy for streaming computing on multiprocessor architectures. In Proceedings of the ACM/IEEE Conference and Exhibition on Design, Automation, and Test in Europe (DATE). 734-739.
18. NOOKALA, V., LILJA, D. J., AND SAPATNEKAR, S. S. 2006. Temperature-aware floorplanning of microarchitecture blocks with IPC-power dependence modeling and transient analysis. In ACM/IEEE ISLPED. 298- 303. (Pubitemid 46609753)
19. PATHAK, M. AND LIM, S. 2008. Thermal-aware steiner routing for 3D stacked ICs. In Proceedings of the ACM/IEEE International Conference on Computer-Aided Design (ICCAD). 205-211.
20. PUTTASWAMY, K. AND LOH, G. 2007. Thermal herding: microarchitecture techniques for controlling hotspots in high-performance 3d-integrated processors. In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA). 193-204. (Pubitemid 47208164)
21. QIU, M., YANG, L., SHAO, Z., AND SHA, E. H.-M. 2010. Dynamic and leakage energy minimization with soft real-time loop scheduling and voltage assignment. IEEE Trans. TVLSI Syst. 18, 3, 501-504.
22. QIU, M., JIA, Z., XUE, C., SHAO, Z., AND SHA, E. H. M. 2007. Voltage assignment with guaranteed probability satisfying timing constraint for real-time multiproceesor DSP. J. VLSI Sig. Proc. 46, 1, 55-73. (Pubitemid 46433459)
23. QIU, M. AND SHA, E. H.-M. 2009. Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems. ACM Trans. Design Automat. Electron. Syst. 14, 2, 1-30.
24. QIU, M., YANG, L., SHAO, Z., AND SHA, E. H.-M. 2009. Rotation scheduling and voltage assignment to minimize energy for SoC. In Proceedings of the International Conference on Computational Science and Engineering. 48-55.
25. SANKARANARAYANAN, K., VELUSAMY, S., STAN, M., AND SKADRON, K. 2005. A case for thermal-aware floorplanning at the microarchitectural level. IEEE Trans. Comput. Aided Des. Integ. Circ. Syst. 7, 1-16.
26. SHIN, D., KIM, J., AND LEE, S. 2001. Intra-task voltage scheduling for low-energy, hard real-time applications. IEEE Des. Test Comput. 18, 2, 20-30. (Pubitemid 32293325)
27. SHIVLE, S., CASTAIN, R., SIEGEL, H. J., ET AL. 2004. Static mapping of subtasks in a heterogeneous ad hoc grid environment. In Proceedings of the 13th IEEE Heterogeneous Computing Workshop (HCW 2004).
28. SHIVLE, S., SIEGEL, H. J., MACIEJEWSKI, A. A., ET AL. 2006. Static allocation of resources to communicating subtasks in a heterogeneous ad hoc grid environment. J. Parall. Distrib. Comput. 66, 4, 600-611.
29. SKADRON, K., STAN, M., SANKARANARAYANAN, K., HUANG, W., VELUSAMY, S., AND TARJAN, D. Mar. 2004. Temperatureaware microarchitecture: Modeling and implementation. ACM Trans. Architect. Code Optim. 1, 1, 94- 125.
30. TIAN, Y. AND EKICI, E. 2007. Cross-layer collaborative in-network processing in multihop wireless sensor networks. IEEE Trans. Mob. Comput. 6, 3, 297-310. (Pubitemid 46374543)
31. TIAN, Y., EKICI, E., AND OZGUNER, F. 2005. Energy-constrained task mapping and scheduling in wireless sensor networks. In Proceedings of the IEEE International Conference on Mobile Adhoc and Sensor Systems Conference. 211-218. (Pubitemid 44612281)
32. TOPOL, A. W., LA TULIPE JR., D. C., AND SHI, L. 2006. Three-dimensional integrated circuits. IBM J. Res. Development 50, 4/5, 491-506. (Pubitemid 44364166)
33. WEISER, M., WELCH, B., DEMERS, A., AND SHENKER, S. 1994. Scheduling for reduced CPU energy. In Proceedings of the 1st USENIX Conference on Operating Systems Design and Implementation.
34. YAO, F., DEMERS, A., AND SHENKER, S. 1995. A scheduling model for reduced CPU energy. In Proceedings of the 36th Annual Symposium on Foundations of Computer Science (FOCS'95). 374-382.
35. ZHOU, P., MA, Y., LI, Z., DICK, R. P., SHANG, L., ZHOU, H., HONG, X., AND ZHOU, Q. 2008. 3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits. In Proceedings of the ACM/IEEE International Conference on Computer-Aided Design (ICCAD). 590-597.
36. ZHOU, X., YANG, J., XU, Y., ZHANG, Y., AND ZHAO, J. 2010. Thermal-aware task scheduling for 3D multicore processors. IEEE Trans. Panal. Distr. Syst. 21, 1 (Jan.), 60-70.
37. ZHU, C., GU, Z., SHANG, L., DICK, R. P., AND JOSEPH, R. 2008. Three-dimensional chip-multiprocessor run-time thermal management. IEEE Trans. Comput. Aided Des. Integ. Circ. Syst. 27, 8 (Aug.), 1479-1492.