High-voltage tolerant digitally aided DCM/PWM multiphase DC-DC boost converter with integrated schottky diodes in 0.13 μm 1.2 v digital CMOS process

IEEE Journal of Solid-State Circuits

Volumn 48, Issue 3, 2013, Pages 774-789

  Bhatia, Deepak ^a   Xue, Lin ^b   Li, Pengfei ^c   Wu, Qiuzhong ^b   Bashirullah, Rizwan ^d  

^a INTEL CORPORATION   (United States)

^b UNIVERSITY OF FLORIDA   (United States)

^c QUALCOMM INC   (United States)

^d University of Florida   (United States)

Author keywords

CMOS; DC DC step up converter; delay locked loop; Schottky diodes; switched mode

Indexed keywords

CMOS; DELAY-LOCKED LOOPS; SCHOTTKY DIODES; STEP-UP CONVERTER; SWITCHED-MODE;

CMOS INTEGRATED CIRCUITS; DIGITAL CIRCUITS; POWER CONVERTERS; SCHOTTKY BARRIER DIODES;

ELECTRIC RECTIFIERS;

EID: 84874660928     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2013.2237699     Document Type: Article

References (30)

1. A. Richelli, L. Colalongo, M. Quarantelli, M. Carmina, and Z. M. Kovacs-Vajna, "A fully integrated inductor-based 1.8-6-V step-up converter," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 242-245, Jan. 2004.
2. M. Wens, K. Cornelissens, and M. Steyaert, "A fully-integrated 0.18 m CMOS DC-DC step-up converter using a bondwire spiral inductor," in Proc. ESSCIRC, 2007, pp. 268-271.
3. T. Y. Man, P. K. T. Mok, and M. J. Chan, "A 0.9-V input discontinuous-conduction-mode boost converter with CMOS-control rectifier," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2036-2046, Sep. 2008.
4. J. D. Cockcroft and E. T.Walton, "Production of high velocity positive ions," Proc. Roy. Soc., A, vol. 136, pp. 619-630, 1932.
5. J. F. Dickson, "On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid-State Circuits, vol. SC-11, pp. 374-378, Mar. 1976.
6. V. Ng and S. Sanders, "A 92-efficiency wide-input-voltage-range switched-capacitor DC-DC converter," in IEEE ISSCC Dig. Tech. Papers, 2012, pp. 282-284.
7. S. Rajapandian, K. L. Shepard, P. Hazucha, and T. Karnik, "Highvoltage power delivery through charge recycling," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1400-1410, Jun. 2006. (Pubitemid 44143876)
8. B. Serneels, M. Steyaert, and W. Dehaene, "A 237 mW aDSL2+ CO line driver in standard 1.2 V 0.13 CMOS," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 524-619.
9. P. Li, L. Xue, D. Bhatia, and R. Bashirullah, "Digitally assisted discontinuous conduction mode 5 V/100 MHz and 10 V/45 MHzDC-DC boost converters with integrated Schottky diodes in standard 130 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 206-207.
10. M. K. Kazimierczuk, Pulse Width Modulated DC-DC Power Converter. New York: Wiley, 2008, ch. 4.
11. W. H. Ki, "Analysis of sub-harmonic oscillation of fixed frequency current-programming switching mode power converters," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 45, no. 1, pp. 104-108, Jan. 1998.
12. P. Li, L. Xue, P. Hazucha, T. Karnik, and R. Bashirullah, "A delay locked loop synchronization scheme for high frequency multiphase hysteretic DC-DC converter," IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3131-3145, Nov. 2009.
13. M. Shur, Physics of Semiconductor Devices. Englewood Cliffs, NJ: Prentice-Hall, 1990, ch. 2, p. 140.
14. V. Milanovic, M. Gaitan, J. C. Marshall, and M. E. Zaghloul, "CMOS foundary implementation of Schottky diodes for RF detection," IEEE Trans. Electron Devices, vol. 43, no. 12, pp. 2210-2214, Dec. 1996. (Pubitemid 126775635)
15. S. Sankaran and K. K. O, "Schottky barrier diodes for millimeter wave detection in a foundry CMOS process," IEEE Electron Dev. Lett., vol. 26, no. 7, Jul. 2005.
16. S. Cha et al., "Novel Schottky diode with self-aligned guard ring," IEE Electron. Lett., vol. 28, no. 13, pp. 1221-1222, Jun. 1992.
17. A. Q. Huang, N. X. Sun, B. Zhang, X. Zhou, and F. C. Lee, "Low voltage power devices for future VRM," in Proc. Int. Symp. Power Semiconductor Device & ICs, 1998, pp. 395-398.
18. R. Moazzami and C. Hu, "Projecting gate oxide reliability and optimizing reliability screens," IEEE Trans. Electron Devices, vol. 37, pp. 1643-1650, Jul. 1990. (Pubitemid 20726235)
19. D. Mattingly, "Designing stable compensation networks for single phase voltage mode buck regulators," Intersil Technical Brief TB 417. 1, Dec. 2003 [Online]. Available: http://www.intersil. com/data/tb/tb417.pdf
20. E. Rogers, "Understanding boost power stages in switch-mode power supplies," TI Application Note SLVA061 [Online]. Available: http://focus.ti.com/lit/an/slva061/slva061.pdf
21. J. Sun, D. M. Mitchell, M. F. Greuel, P. T. Krein, and R. M. Bass, "Modeling of PWM converters in discontinous conduction mode-A reexamination," in Proc. IEEE PESC'98, 1998, pp. 615-622.
22. C.Y. Leung, P. K. T. Mok, andK.N. Leung, "A 1-V integrated currentmode boost converter in standard 3.3/5-V CMOS technologies," IEEE J. Solid-State Circuits, vol. 40, no. 11, pp. 2265-2274, Nov. 2005.
23. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor," IEEE Trans. VLSI Syst., vol. 11, no. 3, pp. 514-522, Jun. 2003.
24. A. Ghaffari and A. Abrishamifar, "A wide-range delay-locked loop with a new lock-detect circuit," in Proc. IEEE Int. Conf. Elec., Circuits Syst., 2006, pp. 1168-1171.
25. R.-J. Yang and S.-I. Liu, "A 40-550 MHz harmonic-free all digital delay-locked loop using a variable SAR algorithm," IEEE J. Solid-State Circuits, vol. 42, no. 2, pp. 361-373, Feb. 2007. (Pubitemid 46374521)
26. R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics. Norwell, MA: Kluwer, 2001.
27. P. Li, D. Bhatia, L. Xue, and R. Bashirullah, "A 90-240 MHz hysteretic controlled DC-DC converter with digital PLL frequency locking," IEEE J. Solid-State Circuits, vol. 46, no. 9, pp. 2108-2119, Sep. 2011.
28. S.-W. Wang, G.-H. Cho, and G.-H. Cho, "A high-stability emulated absolute current hysteretic control single-inductor 5-output switching DC-DC converter with energy sharing and balancing," in IEEE ISSCC Dig. Tech. Papers, 2012, pp. 276-278.
29. B. Serneels, E. Geukens, B. De Muer, and T. Piessens, "A 1.5 W 10 V-output Class-D amplifier using a boosted supply from a single 3.3 V input in standard 1.8 V/3.3 V 0.18 m CMOS," in IEEE ISSCC Dig. Tech. Papers, 2012, pp. 94-96.
30. C.-S. Chae, H.-P. Le, K.-C. Lee, G.-H. Cho, and G.-H. Cho, "A singleinductor step-up DC-DC switching converter with bipolar outputs for active matrix OLED mobile display panels," IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 509-524, Feb. 2009.