FPGA-GPU-CPU heterogenous architecture for real-time cardiac physiological optical mapping

FPT 2012 - 2012 International Conference on Field-Programmable Technology

Volumn , Issue , 2012, Pages 37-42

  Meng, Pingfan ^a   Jacobsen, Matthew ^a   Kastner, Ryan ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

1000 FPS; CARDIAC DISEASE; CPU CORES; DATA ARRAY; ELECTRICAL ACTIVITIES; FRAMES PER SECONDS; GPU IMPLEMENTATION; HIGH FRAME RATE; HIGH THROUGHPUT; MULTI-CORE CPUS; OPTICAL MAPPING; REAL-TIME IMPLEMENTATIONS; RESOURCE REQUIREMENTS; SPEED UP; TREATMENT TECHNOLOGIES;

CONFORMAL MAPPING; HEART; MEDICAL APPLICATIONS; PHYSIOLOGY; REAL TIME CONTROL; TECHNOLOGY;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84874042208     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2012.6412108     Document Type: Conference Paper

References (17)

1. S. Iravanian and D. J. Christini, "Optical mapping system with real-time control capability," Am. J. Physiol. Heart Circ. Physiol., vol. 293, no. 4, pp. H2605-2611, Oct 2007. (Pubitemid 47605910)
2. H. N. Pak, Y. B. Liu, H. Hayashi, Y. Okuyama, P. S. Chen, and S. F. Lin, "Synchronization of ventricular fibrillation with real-time feedback pacing: implication to low-energy defibrillation," Am. J. Physiol. Heart Circ. Physiol., vol. 285, no. 6, pp. H2704-2711, Dec 2003. (Pubitemid 37443092)
3. D. Sung, J. Somayajula-Jagai, P. Cosman, R. Mills, and A. D. McCulloch, "Phase shifting prior to spatial filtering enhances optical recordings of cardiac action potential propagation." Ann Biomed Eng, vol. 29, no. 10, pp. 854-61, 2001. (Pubitemid 33147202)
4. R. J. Butera, C. G. Wilson, C. A. Delnegro, and J. C. Smith, "A methodology for achieving high-speed rates for artificial conductance injection in electrically excitable biological cells," IEEE Trans Biomed Eng, vol. 48, no. 12, pp. 1460-1470, Dec 2001.
5. A. D. Dorval, D. J. Christini, and J. A. White, "Real-Time linux dynamic clamp: a fast and flexible way to construct virtual ion channels in living cells," Ann Biomed Eng, vol. 29, no. 10, pp. 897-907, Oct 2001.
6. B. Echebarria and A. Karma, "Spatiotemporal control of cardiac alternans," Chaos, vol. 12, no. 3, pp. 923-930, Sep 2002.
7. G. M. Hall and D. J. Gauthier, "Experimental control of cardiac muscle alternans," Phys. Rev. Lett., vol. 88, no. 19, p. 198102, May 2002.
8. J. Chase, B. Nelson, J. Bodily, Z. Wei, and D.-J. Lee, "Real-time optical flow calculations on fpga and gpu architectures: A comparison study," in FCCM, 2008, pp. 173-182.
9. K. Pauwels, M. Tomasi, J. Diaz, E. Ros, and M. M. V. Hulle, "A comparison of fpga and gpu for real-time phase-based optical flow, stereo, and local image features," IEEE Transactions on Computers, vol. 61, pp. 999-1012, 2012.
10. N. K. Govindaraju, S. Larsen, J. Gray, and D. Manocha, "Memory - A memory model for scientific algorithms on graphics processors," in SC. ACM Press, 2006, p. 89.
11. K. Pereira, P. Athanas, H. Lin, and W. Feng, "Spectral method characterization on FPGA and GPU accelerators," in ReConFig. IEEE Computer Society, 2011, pp. 487-492.
12. J. Fowers, G. Brown, P. Cooke, and G. Stitt, "A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications," in FPGA. ACM, 2012, pp. 47-56.
13. B. Cope, P. Y. K. Cheung, W. Luk, and S. Witt, "Have GPUs made FPGAs redundant in the field of video processing?" in FPT. IEEE, 2005, pp. 111-118.
14. R. Inta, D. J. Bowman, and S. M. Scott, "The "chimera": An off-the-shelf CPU/GPGPU/FPGA hybrid computing platform," Int. J. Reconfig. Comp, 2012.
15. S. Bauer, S. Kohler, K. Doll, and U. Brunsmann, "Fpga-gpu architecture for kernel svm pedestrian detection," in Computer Vision and Pattern Recognition Workshops (CVPRW), 2010, pp. 61-68.
16. P. Meng, A. Irturk, R. Kastner, A. McCulloch, J. Omens, and A. Wright, "Gpu acceleration of optical mapping algorithm for cardiac electrophysiology," in EMBC, Aug 2012.
17. M. Jacobsen, Y. Freund, and R. Kastner, "RIFFA: A reusable integration framework for fpga accelerators," FCCM, pp. 216-219, 2012.