Sampled-data poles, zeros, and modeling for current-mode control

International Journal of Circuit Theory and Applications

Volumn 41, Issue 2, 2013, Pages 111-127

  Fang, Chung Chieh ^a  

^a Advanced Analog Technology   (Taiwan)

Author keywords

audio susceptibility; current mode control; DC DC converter; sampled data model; small signal analysis; subharmonic oscillation

Indexed keywords

CONTINUOUS TIME SYSTEMS; CONTROLLERS; POLES; POLES AND ZEROS; STABILITY;

CURRENT MODE CONTROL; DIGITAL CONTROLLER DESIGNS; LINEARLY PROPORTIONAL; SAMPLED DATA MODELS; SMALL-SIGNAL ANALYSIS; SUBHARMONIC INSTABILITY; SUBHARMONIC OSCILLATIONS; SWITCHING DC-DC CONVERTERS;

DC-DC CONVERTERS;

EID: 84873722058     PISSN: 00989886     EISSN: 1097007X     Source Type: Journal    
DOI: 10.1002/cta.790     Document Type: Article

References (29)

1. Middlebrook RD, Topics in multiple-loop regulators and current-mode programming. Proc. IEEE PESC, 1985; 716-732.
2. Verghese GC, Bruzos C, Mahabir K,. Averaged and sampled-data models for current mode control: a re-examination. Proc. IEEE PESC, 1989; 484-491.
3. Vorperian V,. Analysis of current-controlled PWM converters using the model of the current-controlled PWM switch. Power Conversion and Intelligent Motion Conference, 1990; 183-195.
4. Erickson RW, Maksimovic D,. Fundamentals of Power Electronics (2nd edn). Kluwer Academic Publishers, 2001.
5. Ridley RB,. A new, continuous-time model for current-mode control. IEEE Transactions on Power Electronics 1991; 6 (2): 271-280.
6. Tan FD, Middlebrook RD,. A unified model for current-programmed converters. IEEE Transactions on Power Electronics 1995; 10 (4): 397-408.
7. Kazimierczuk MK,. Transfer function of current modulator in PWM converters with current-mode control. IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications 2000; 47 (9): 1407-1412.
8. Azcondo F, Bracas C, Casanueva R, Maksimovic D,. Approaches to modeling converters with current programmed control. IEEE Workshop on Power Electronics Education, 2005; 98-104.
9. Bryant B, Kazimierczuk MK,. Modeling the closed-current loop of PWM boost DC-DC converters operating in CCM with peak current-mode control. IEEE Transactions on Circuits and Systems. I, Regular Papers November 2005; 52 (11): 2404-2414.
10. Bryant B, Kazimierczuk MK,. Voltage loop of boost PWM DC-DC converters with peak current-mode control. IEEE Transactions on Circuits and Systems-I: Regular Papers 2006; 53 (1): 99-105.
11. Li J, Lee FC,. New modeling approach and equivalent circuit representation for current-mode control. IEEE Transactions on Power Electronics 2010; 25 (5): 1218-1230.
12. Kondrath N, Kazimierczuk MK,. Control-to-output and duty ratio-to-inductor current transfer functions of peak current-mode controlled DC-DC PWM buck converter in CCM. Proc. IEEE ISCAS, 2010; 2734-2737.
13. Kondrath N, Kazimierczuk MK,. Margins of stability of inner-current loop of current-mode controlled PWM DC-DC converters. Proc. IEEE ISCAS, 2009; 1985-1988.
14. Kondrath N, Kazimierczuk MK,. Control current and relative stability of peak current-mode controlled PWM DC-DC converters without slope compensation. IET Proceedings on Power Electronics 2010; 3 (6): 989-1000.
15. Packard DJ,. Discrete modeling and analysis of switching regulators. PhD dissertation, California Institute of Technology, Pasadena, 1976.
16. Lee FCY, Iwens RP, Yu Y, Triner JE,. Generalized computer-aided discrete time-domain modeling and analysis of DC-DC converters. IEEE Transactions on Industrial Electronics and Control Instrumentation 1979; IECI-26 (2): 58-69.
17. Brown A, Middlebrook RD,. Sampled-data modelling of switching regulators. Proc. IEEE PESC, 1981; 349-369.
18. Verghese GC, Elbuluk M, Kassakian JG,. A general approach to sample-data modeling for power electronic circuits. IEEE Transactions on Power Electronics 1986; 1 (2): 76-89.
19. Fang C-C,. Sampled-data analysis and control of DC-DC switching converters. PhD dissertation, University of Maryland, College Park, 1997, also published by UMI Dissertation Publishing in 1997.
20. Fang C-C, Abed EH,. Sampled-data modeling and analysis of power stages of PWM DC-DC converters. International Journal of Electronics March 2001; 88 (3): 347-369.
21. Fang C-C, Abed EH,. Sampled-data modeling and analysis of closed-loop PWM DC-DC converters. Proc. IEEE ISCAS, vol. 5, 1999; 110-115.
22. Fang C-C,. Sampled-data modeling and analysis of one-cycle control and charge control. IEEE Transactions on Power Electronics May 2001; 16 (3): 345-350.
23. Maksimovic D, Zane R,. Small-signal discrete-time modeling of digitally controlled PWM converters. IEEE Transactions on Power Electronics 2007; 22 (6): 2552-2556.
24. Fang C-C,. Sampled-data poles and zeros of buck and boost converters. Proc. IEEE ISCAS, vol. 3, 1999; 731-734.
25. Trescases O, Prodic A, Ng WT,. Digitally controlled current-mode DC-DC converter IC. IEEE Transactions on Circuits and Systems-I: Regular Papers Jan. 2011; 58 (1): 219-231.
26. Oppenheim AV, Schafer RW,. Discrete-Time Signal Processing. Prentice-Hall: Englewood Cliffs, NJ, 1989.
27. de La Barra B, El-Khoury M, Fernandez M,. On undershoot in scalar discrete-time systems. Automatica 1996; 32 (2): 255-259.
28. Viswanathan K,. Dynamic performance improvement in boost and buck-boost-derived power electronic converters. PhD dissertation, National University of Singapore, 2004.
29. Zafrany I, Ben-Yaakov S,. A chaos model of subharmonic oscillations in current mode PWM boost converters. Proc. IEEE PESC, 1995; 1111-1117.