Usage of scratchpad memory in embedded systems — State of art

2012 3rd International Conference on Computing, Communication and Networking Technologies, ICCCNT 2012

Volumn , Issue , 2012, Pages

  Anuradha, B ^a   Vivekanandan, C ^a  

^a SNS COLLEGE OF ENGINEERING   (India)

Author keywords

Embedded Systems; Scratchpad memory

Indexed keywords

CODE SEGMENTS; CUSTOM INSTRUCTION; DATA CACHES; INSTRUCTION CACHES; MAIN MEMORY; MICROPROCESSOR CORE; MODERN EMBEDDED SYSTEMS; OFF-CHIP MEMORIES; ON CHIP MEMORY; ON CHIPS; RUNTIMES; SCRATCH PAD MEMORY; SCRATCHPAD; TARGET SYSTEMS;

CACHE MEMORY; COMMUNICATION; ENERGY EFFICIENCY; HARDWARE; HEURISTIC ALGORITHMS; STATIC RANDOM ACCESS STORAGE;

EMBEDDED SYSTEMS;

EID: 84873305741     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCCNT.2012.6396100     Document Type: Conference Paper

References (15)

1. K. Lahiri, S. Dey, and A. Raghunathan, "Communication architecture based power management for battery efficient system design," in Proc. 39th Annu. Design Autom. Conf, Jun. 10-14, 2002, pp. 691-696.
2. J. Luo and N. K. Jha, "Power-profile driven variable voltage scaling for heterogeneous distributed real-time embedded systems," in Proc. VLSI Design, Jan. 4-8, 2003, pp. 369-375.
3. F. Sun, S. Ravi, A Raghunathan, and N. K. Jha, "Custominstruction synthesis for extensible-processor platforms," IEEE Trans.Comput.-Aided Design Integr Circuits Syst., vo1.23, no.2, pp. 216-228, Feb 2004.
4. N. Cheung, S. Parameswaran, and J. Henkel, "A quantitative study and estimation models for extensible instructions in embedded processors," in Proc. Int. Conf Comput.-Aided Design, 2004, pp. 183-189.
5. J. M. Rabaey, Digital Integrated Circuits: A Design Perspective. Englewood Cliffs, NJ: Prentice-Hall, 1996.
6. J. Kin, G. Munish, and W. H. Mangione-Smith, "The filter cache: An energy efficient memory structure," in Proc. 30th Annu. IEEE Conf Microarchitecture, 1997, pp. 184-193.
7. Kim, S.; Vijaykrishnan, N.; Kandemir, M.; Sivasubramaniam, A Irwin, MJ. Geethanjali, E., "Power-Aware Partitioned Cache Architectures", Proceedings of the International Symposium
8. Benini, L.; Macii, A; Macii, E.; Poncino, M., "Increasing Energy Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation", IEEE Design and Test of Computers, Volume 17 Issue 2, Apr-Jun 2000, pp. 74-85, 2000.
9. Banakar, R.; Steinke, S.; Lee, B-S.; Balakrishnan, M.; Marwedel, P., "Scratchpad Memory: a Design Alternative for Cache OnChip Memory in Embedded Systems", Proceedings of the Tenth International Symposium on Hardware/Software Codesign, pp. 73-78, 2002.
10. Steinke, S.; Wehmeyer, L.; Lee, B-S.; Marwedel, P., "Assigning Program and Data Objects to Scratchpad for Energy Reduction", Proceedings of the DeSign, Automation and Test in Europe Conference and Exhibition, pp. 409-415, 2002.
11. Kandemir, M.; Ramanujam, J.; Irwin, MJ.; Vijaykrishnan, N.; Kadayif, I.; Parikh, A, "Dynamic Management of Scratch-Pad Memory Space", Proceedings of the Design Automation Conference, pp. 690-695, 2001.
12. Benini, L.; Macii, A; Macii, E.; Poncino, M., "Increasing Energy Efficiency of Embedded Systems by ApplicationSpecific Memory Hierarchy Generation", IEEE Design and Test of Computers, Volume 17 Issue 2, Apr-Jun 2000, pp. 74-85, 2000.
13. Benini, L.; Macchiarulo, L.; Macii, A.; Poncino, M., "LayoutDriven Memory Synthesis for Embedded Systems-on-Chip", IEEE Transactions on VelY Large Scale Integration (VLSI) Systems, Volume 10 Issue 2, Apr 2002, pp. 96-105, 2002.
14. A. V. Aho, R. Sethi and J. D. Ullman, "Compilers-Principles, Techniques and Tools," Addison-Wesley, 1986.
15. P. R. Panda, N. D. Dutt, and A. Nicolau, "SRAM vs. Data Cache: The Memory Data Partitioning Problem in Embedded Systems," Tech. Rep. #96-42, U.C. Irvine, Sep. 1996.