Run-time scheduling with the C2µTc/SL parallelizing compiler

24th International Conference on Architecture of Computing Systems 2011, ARCS 2011 - Workshop Proceedings

Volumn , Issue , 2011, Pages 151-157

  Saougkos, Dimitris ^a   Manis, George ^a  

^a UNIVERSITY OF IOANNINA   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

PARALLEL PROGRAMMING; SCHEDULING;

COMPILE TIME; LOOP TRANSFORMATION; PARALLEL PROCESSING MODELS; PARALLEL PROGRAMMING MODEL; PARALLELIZING COMPILER; RUN-TIME SCHEDULING; RUNNING TASKS; SCHEDULING TASKS;

PROGRAM COMPILERS;

EID: 84872897389     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. Bousias K., Guang L., Jesshope C.R., and Lankamp M.: Implementation and Evaluation of a Microthread Architecture, Journal of Systems Architecture, Vol. 55, No3, 2009, pp.149-161
2. Bernard T., Bousias K., Guang L., Jesshope C.R., Lankamp M., Van Tol M.W. and Zhang L.: A General Model of Concurrency and its Implementation as Many-Core Dynamic RISC Processors, Proc. Of SAMOS 08, Samos, Greece, Jul 2008.
3. Jesshope C.R.: µTC - an Intermediate Language for Programming Chip Multiprocessors, Proc. of Pacific Computer Systems Architecture Conference, Shanghai, China, Sep 2006.
4. Saougkos, D., and Manis, G.: Specifying Loop Transformations for C2µTC Source to Source Compiler, in Proc. of Compilers for Parallel Computers, Zurich, Switzerland, Jan 2009.
5. Lamport L.: The Parallel Execution of Do Loops, Commun. ACM, Vol.17, No 2,1974, pp. 83-93.
6. Kasahara H., Obata M., Ishizaka K., Kimura K., Kaminaga H., Nakano H., Nagasawa K., Murai A., Itagaki H. and Shirako J.: Multigrain Automatic Parallelization in Japanese Millennium Project IT21 Advanced Parallelizing Compiler, PARELEC '02, Proc. of the International Conference on Parallel Computing in Electrical Engineering, Warsaw, Poland, 2002, pp. 105-111.
7. Ishizaka K., Miyamoto T., Shirako J., Obata M., Kimura K. and Hironori K.: Performance of OSCAR Multigrain Parallelizing Compiler on SMP Servers, Languages and Compilers for High Performance Computing, 17th International Workshop, West Lafayette, IN, 2004, pp. 319 - 331.
8. Lee S. I., Johnson T. A. and Eigenmann R.: Cetus - An Extensible Compiler Infrastructure for Source-to-Source Transformation, Languages and Compilers for Parallel Computing, 16th International Workshop, College Station, TX, 2003, pp. 539-553.
9. Johnson T. A., Lee S. I., Fei L., Basumallik A., Upadhyaya G., Eigenmann R. and Midkiff S. P.: Experiences in Using Cetus for Source-to-Source Transformations, Languages and Compilers for Parallel Computing, 17th International Workshop, Irvive, CA, 2004, pp. 1-14.
10. Bae H., Bachega L., Dave C., Lee S. I., Lee S., Min S. J., Eigenmann R. and Midkiff S.: Cetus: A Source-to-Source Compiler Infrastructure for Multicores, Compilers for Parallel Computing, Switzerland, Jan 2009.
11. Bondhugula U., Baskaran M., Krishnamoorthy S., Ramanujam J., Rountev A. and Sadayappan P.: Automatic Transformations for Communication-Minimized Parallelization and Locality Optimization in the Polyhedral Model, Proc. of International Conference on Compiler Construction, 2008.
12. Bondhugula U., Hartono A., Ramanujam J. and Sadayappan P.: A Practical Automatic Polyhedral Parallelizer and Locality Optimizer, Proc. of ACM SIGPLAN Programming Languages Design and Implementation, 2008.
13. Baskaran M. M., Vydyanathan N., Bondhugula U. K., Ramanujam J., Rountev A., Sadayappan P.: Compiler - Assisted Dynamic Scheduling for Effective Parallelization of Loop Nests on Multicore Processors, Proc. of PoPP, N. Carolina, 2009, pp. 219-228.
14. Panagopoulos I, Pavlatos Ch., Manis G. and Papakonstantinou G.: A Flexible General-Purpose Parallelizing Architecture for Nested Loops in Reconfigurable Platforms, in Proc. of Power And Timing Modeling, Optimization and Simulation, LNCS Vol. 4644,2007, pp. 20-30.