Sleep walker: A 25-MHz 0.4-V Sub-mm2 7-μW/MHz Microcontroller in 65-nm LP/GP CMOS for low-carbon wireless sensor nodes

IEEE Journal of Solid-State Circuits

Volumn 48, Issue 1, 2013, Pages 20-32

  Bol, David ^a   De Vos, Julien ^a   Hocquet, Cédric ^a,b   Botman, François ^a   Durvaux, François ^a   Boyd, Sarah ^c   Flandre, Denis ^a   Legat, Jean Didier ^a  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

^b National Instruments   (Belgium)

^c PE International   (United States)

Author keywords

CMOS digital integrated circuits; design for the environment (DfE); near threshold subthreshold logic; system on chip (SoC); ultralow power; ultralow voltage; variability mitigation

Indexed keywords

CMOS DIGITAL INTEGRATED CIRCUITS; DESIGN FOR THE ENVIRONMENT; NEAR-THRESHOLD/SUBTHRESHOLD LOGIC; SYSTEM-ON-CHIP; ULTRA-LOW POWER; ULTRALOW VOLTAGE; VARIABILITY MITIGATION;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CARBON FOOTPRINT; DC-DC CONVERTERS; ELECTRIC CLOCKS; SENSOR NODES;

MICROPROCESSOR CHIPS;

EID: 84872115708     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2012.2218067     Document Type: Article

References (43)

1. H. De Man, "Ambient intelligence: Gigascale dreams and nanoscale realitie," in IEEE Int. Solid-State Circuits Conf., 2005,Keynote address at the.
2. J. Rabaey, "The swarm at the edge of the cloud-A new face of wireless," in Proc. Symp. VLSI Circuits, 2011, pp. 6-8.
3. D. Bol, S. Boyd, and D. Dornfeld, "Application-aware LCA of semiconductors: Life-cycle energy of microprocessors from high-Performance 32 nm CPU to ultra-low-power 130 nm MCU," in Proc. IEEE Int. Symp. Sustainable Syst. Technol., 2011, 6 p.
4. S. Boyd, A. Horvath, and D. Dornfeld, "Life-cycle energy demand and global warming potential of computational logic," ACS Environmental Sci. Technol., vol. 43, pp. 7303-7309, 2009.
5. Y. Lee, G. Kim, S. Bang, Y. Kim, I. Lee, P. Dutta, D. Sylvester, and D. Blaauw, "A modular 1 mm die-stacked sensing platform with optical communication and multi-modal energy harvesting," in Proc. Int. Solid-State Circuits Conf., 2012, pp. 402-403.
6. C. Jones and D. Kammen, "Quantifying carbon footprint reduction opportunities for U.S. households and communities," ACS Environmental Sci. Technol., vol. 45, pp. 4088-4095, 2011.
7. D. Bol, J. De Vos, C. Hocquet, F. Botman, F. Durvaux, S. Boyd, D. Flandre, and J.-D. Legat, "A 25 MHz 7 W/MHz ultralow-voltage microcontroller SoC in 65 nm LP/GP CMOS for low-carbon wireless sensor nodes," in Proc. Int. Solid-State Circuits Conf., 2012, pp. 490-491.
8. H. Kim, R. F. Yazicioglu, S. Kim, N. Van Helleputte, A. Artes, M. Konijnenburg, J. Huisken, J. Penders, and C. Van Hoof, "A configurable and low-power mixed signal SoC for portable ECG monitoring applications," in Proc. Symp. VLSI Circ., 2011, pp. 142-143.
9. S. Sridhara et al., "Microwatt embedded processor platform for medical system-on-chip applications," IEEE J. Solid-State Circuits, vol. 46, no. 4, pp. 721-730, Apr. 2011.
10. M. Ashouei, J. Hulzink, M. Konijnenburg, J. Zhou, F. Duarte, A. Breeschoten, J. Huisken, J. Stuyt, H. de Groot, F. Barat, J. David, and J. Van Ginderdeuren, "A voltage-scalable biomedical signal processor running ECG using 13 pJ/cycle at 1 MHz and 0.4 V," in Proc. Int. Solid-State Circuits Conf., 2011, pp. 332-333.
11. G. Chen, M. Fojtik, D. Kim, D. Fick, J. Park, M. Seok, M.-T. Chen, Z. Foo, D. Sylvester, and D. Blaauw, "Millimeterscale nearly perpetual sensor system with stacked battery and solar cells," in Proc. Int. Solid-State Circuits Conf., 2010, pp. 288-289.
12. N. Ickes, D. Finchelstein, and A. Chandrakasan, "A 10-pJ/instruction, 4-MIPS micropowerDSP for sensor applications," in Proc. IEEE Asian Solid-State Circuits Conf., 2008, pp. 289-292.
13. E. Le Roux et al., "A 1 V RF SoC with an 863-to-928 MHz 400 kb/s radio and a 32 b dual-MAC DSP core for wireless sensor and body networks," in Dig. Tech. Papers IEEE Int. Solid-State Circuits Conf., 2010, pp. 464-465.
14. M. Zwerg et al., "An 82 A/MHz microcontroller with embedded FeRAM for energy-harvesting applications," in Dig. Tech. Papers IEEE Int. Solid-State Circuits Conf., 2011, pp. 334-335.
15. J. Kwong, Y. Ramadass, N. Verma, and A. Chandrakasan, "A 65 nm sub-microcontroller with integrated SRAM and switched-capacitor DC-DC converter," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 881-891, Jan. 2009.
16. D. Bol, R. Ambroise, D. Flandre, and J.-D. Legat, "Interests and limitations of technology scaling for subthreshold logic," IEEE Trans. Very Large-Scale Integrated (VLSI) Syst., vol. 17, no. 10, pp. 1508-1519, Oct. 2009.
17. D. Bol, "Robust and energy-efficient ultra-low-voltage circuit design under timing constraints in 65/45 nm CMOS," MDPI J. Low-Power Electron. Applic., vol. 1, no. 1, pp. 1-19, 2011.
18. O. Girard, "OpenMSP430 Project," Mar. 2010. [Online]. Available: opencore.org
19. N. Andre et al., "Miniaturized wireless sensing system for real-time breath activity recording," IEEE J. Sensors, vol. 10, no. 1, pp. 178-184, Jan. 2010.
20. B. Calhoun, A.Wang, and A. Chandrakasan, "Modeling and sizing for minimum energy operation in subthreshold circuits," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1778-1786, Sep/2005.
21. D. Bol, R. Ambroise, D. Flandre, and J.-D. Legat, "Analysis and minimization of practical energy in 45 nm subthreshold logic circuits," in Proc. IEEE Int. Conf. Computer Des., 2008, pp. 294-300.
22. F. Arnaud et al., "Low Cost 65 nm CMOS platform for low power & general purpose applications," in Proc. Symp. VLSI Tech., 2004, pp. 10-11.
23. D. Bol, D. Flandre, and J.-D. Legat, "Technology flavor selection and adaptive techniques for timing-constrained 45 nm subthreshold circuits," in Proc. ACM Int. Symp. Low-Power Electron. Design, 2009, pp. 21-26.
24. N. Verma and A. Chandrakasan, "A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 141-149, Jan. 2008.
25. T.-H. Kim, J. Liu, J. Keane, and C. Kim, "A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 518-529, Feb. 2008. (Pubitemid 351190219)
26. I. J. Chang, J.-J. Kim, S. P. Park, and K. Roy, "A 32 kb 10 T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 650-658, Feb. 2009.
27. B. Calhoun and A. Chandrakasan, "A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation," IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 680-688, Mar. 2007. (Pubitemid 46376044)
28. D. Bol, C. Hocquet, D. Flandre, and J.-D. Legat, "The detrimental impact of negative Celsius temperature on ultra-low-voltage CMOS logic," in Proc. IEEE European Solid-State Res. Circuits Conf., 2010, pp. 522-525.
29. J. De Vos, D. Flandre, and D. Bol, "Pushing adaptive voltage scaling fully on chip," ASP J. Low-Power Electron., vol. 8, pp. 95-105, 2012.
30. S. Hanson et al., "Exploring variability and performance in a sub-200-mV processor," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 115-126, Apr. 2009.
31. T.Burd, T. Pering,A.Stratakos, andR. Brodersen, "Adynamic voltage scaled microprocessor system," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1571-1580, Nov. 2000. (Pubitemid 32070549)
32. M. Nakai et al., "Dynamic voltage and frequency management for a low power embedded microprocessor," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 28-35, Jan. 2005.
33. D. Bol, C. Hocquet, D. Flandre, and J.-D. Legat, "Robustness-aware sleep transistor engineering for power-gated nanometer subthreshold circuits," in Proc. Int. Circuits Syst. Conf., 2010, pp. 1484-1487.
34. M. Seeman and S. Sanders, "Analysis and optimization of switchedcapacitor dc-dc power converters," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 841-851, Mar. 2008. (Pubitemid 351460527)
35. Y. Ramadass and A. Chandrakasan, "Voltage scalable switched capacitor DC-DC converter for ultra-low-power on-chip applications," in Proc. Power Electron. Specialists Conf., 2007, pp. 2353-2359.
36. J. Kwong and A. Chandrakasan, "Variation-driven device sizing for minimum energy sub-threshold circuits," in Proc. ACM Int. Symp. Low-Power Electron. Design, 2006, pp. 8-13. (Pubitemid 46609704)
37. N. Verma, J. Kwong, and A. Chandrakasan, "Nanometer MOSFET variation in minimum energy subthreshold circuits," IEEE Trans. Electron Devices, vol. 55, no. 1, pp. 163-174, Jan. 2008.
38. B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, "Analysis and mitigation of variability in subthreshold design," in Proc. ACM Int. Symp. Low-Power Electron. Design, 2005, pp. 20-25. (Pubitemid 41731619)
39. M. Seok, D. Blaauw, and D. Sylvester, "Clock network design for ultra-low power applications," in Proc. ACM Int. Symp. Low-Power Electron. Design, 2010, pp. 271-276.
40. D. Bol, D. Kamel, D. Flandre, and J.-D. Legat, "Nanometer MOSFET effects on the minimum-energy point of 45 nm subthreshold logic," in Proc. ACM Int. Symp. Low-Power Electron. Design, 2009, pp. 3-8.
41. V. Sharma, S. Cosemans, M. Ashouei, J. Huisken, F. Catthoor, and W. Dehaene, "8 T SRAM with mimicked negative bit-lines and charge limited sequential sense amplifier for wireless sensor nodes," in Proc. IEEE Eur. Solid-State Res. Circuits Conf., 2011, pp. 531-534.
42. S. Boyd, Life-Cycle Assessment of Semiconductors. New York: Springer, 2011.
43. Y. Lee, B. Giridhar, Z. Foo, D. Sylvester, and D. Blaauw, "A 660 pW multi-stage temperature-compensated timer for ultralow-power wireless sensor node synchronization," in Dig. Tech. Papers IEEE Int. Solid-State Circuits Conf., 2011, pp. 46-47.