FlexRAM: Toward an advanced intelligent memory system - A retrospective paper

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2012, Pages 3-4

  Torrellas, Josep ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MANUFACTURERS; DRAM MEMORIES; DRAM TECHNOLOGY; INTELLIGENT MEMORIES; MITSUBISHI; PROCESSING-IN-MEMORY; UNIVERSITY OF NOTRE DAME;

MEMORY ARCHITECTURE;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84872088323     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2012.6378607     Document Type: Conference Paper

References (15)

1. B. Fraguela, P. Feautrier, J. Renau, D. Padua, and J. Torrellas, "Programming the FlexRAM Parallel Intelligent Memory System," in International Symposium on Principles and Practice of Parallel Programming (PPoPP), June 2003.
2. M. Hall et al., "Mapping Irregular Applications to DIVA, a PIM-based Data-Intensive Architecture," in Supercomputing, November 1999.
3. M. Huang, J. Renau, S. Yoo, and J. Torrellas, "Energy/Performance Design of Memory Hierarchies for Processor-in-Memory Chips," in Lecture Notes in Computer Science (Vol. 2107), Springer-Verlag, 2001.
4. Y. Kang, M. Huang, S. Yoo, Z. Ge, D. Keen, V. Lam, P. Pattnaik, and J. Torrellas, "FlexRAM: Toward an Advanced Intelligent Memory System," in International Conference on Computer Design (ICCD), October 1999.
5. G. Kirsch, "Active Memory: Micron's Yukon," in International Parallel and Distributed Processing Symposium (IPDPS), April 2003.
6. P. Kogge, "The EXECUBE Approach to Massively Parallel Processing," in International Conference on Parallel Processing, August 1994.
7. J. Lee, Y. Solihin, and J. Torrellas, "Automatically Mapping Code on an Intelligent Memory Architecture," in International Symposium on High-Performance Computer Architecture (HPCA), January 2001.
8. K. Mai, T. Paaske, N. Jayasena, R. Ho, W. Dally, and M. Horowitz, "Smart Memories: A Modular Reconfigurable Architecture," in International Symposium on Computer Architecture (ISCA), June 2000.
9. Micron Technology, Inc., "Hybrid Memory Cube," 2011, http://www.micron.com/products/hybrid-memory-cube.
10. M. Oskin, F. Chong, and T. Sherwood, "Active Pages: A Computation Model for Intelligent Memory," in International Symposium on Computer Architecture, June 1998, pp. 192-203.
11. D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick, "A Case for Intelligent DRAM," in IEEE Micro, March/April 1997, pp. 33-44.
12. D. Patterson and M. Smith, "First Workshop on Mixing Logic and DRAM: Chips that Compute and Remember," June 1997.
13. B. Sinharoy, R. Kalla, J. Tendler, R. Eickemeyer, and J. Joyner, "POWER5 System Microarchitecture," in IBM Journal of Research and Development, 2005.
14. Y. Solihin, J. Lee, and J. Torrellas, "Using a User-Level Memory Thread for Correlation Prefetching," in International Symposium on Computer Architecture (ISCA), May 2002.
15. S. Yoo, J. Renau, M. Huang, and J. Torrellas, "FlexRAM Architecture Design Parameters," Center for Supercomputing Research and Development (CSRD), Tech. Rep. 1584, October 2000.