메뉴 건너뛰기




Volumn 25, Issue 1, 2013, Pages 91-93

Simultaneous all-optical half-adder and half-subtracter based on two semiconductor optical amplifiers

Author keywords

Logic based optical processing; nonlinear optical signal processing; optical signal processing; semiconductor optical amplifiers

Indexed keywords

ARITHMETIC FUNCTIONS; ASSIST LIGHT; DATA STREAM; EXTINCTION RATIOS; HALF-ADDER; NONLINEAR OPTICAL SIGNAL PROCESSING; ON-OFF KEYING; OPTICAL PROCESSING; REPETITION RATE; RETURN-TO-ZERO;

EID: 84871649596     PISSN: 10411135     EISSN: None     Source Type: Journal    
DOI: 10.1109/LPT.2012.2228847     Document Type: Article
Times cited : (53)

References (9)
  • 1
    • 77954880433 scopus 로고    scopus 로고
    • Reconfigurable all-optical multi-logic gate (XOR, AND, and OR) based on cross-phase modulation in a highly nonlinear fiber
    • Aug 15
    • J. Qiu, K. Sun, M. Rochette, and L. R. Chen, "Reconfigurable all-optical multi-logic gate (XOR, AND, and OR) based on cross-phase modulation in a highly nonlinear fiber," IEEE Photon. Technol. Lett., vol. 22, no. 16, pp. 1199-1201, Aug. 15, 2010.
    • (2010) IEEE Photon. Technol. Lett. , vol.22 , Issue.16 , pp. 1199-1201
    • Qiu, J.1    Sun, K.2    Rochette, M.3    Chen, L.R.4
  • 2
    • 70749133994 scopus 로고    scopus 로고
    • All-optical binary counter based on semiconductor optical amplifiers
    • J. Wang, G. Meloni, G. Berrettini, L. Potì, and A. Bogoni, "All-optical binary counter based on semiconductor optical amplifiers," Opt. Lett., vol. 34, no. 22, pp. 3517-3519, 2009.
    • (2009) Opt. Lett. , vol.34 , Issue.22 , pp. 3517-3519
    • Wang, J.1    Meloni, G.2    Berrettini, G.3    Potì, L.4    Bogoni, A.5
  • 3
    • 0036578583 scopus 로고    scopus 로고
    • Ultrafast all-optical shift register and its perspective application for optical fast packet switching
    • DOI 10.1109/JSTQE.2002.1016378, PII S1077260X0205904X
    • B. Tian, W. V. Etten, and W. Beuwer, "Ultrafast all-optical shift register and its perspective application for optical fast packet switching," IEEE J. Sel. Topics Quantum Electron., vol. 8, no. 3, pp. 722-728, May/Jun. 2002. (Pubitemid 34854361)
    • (2002) IEEE Journal on Selected Topics in Quantum Electronics , vol.8 , Issue.3 , pp. 722-728
    • Tian, B.1    Van Etten, W.2    Beuwer, W.3
  • 4
    • 34247859343 scopus 로고    scopus 로고
    • Simultaneous optical digital half-subtraction and -addition using SOAs and a PPLN waveguide
    • DOI 10.1364/OE.15.005543
    • J. E. McGeehan, S. Kumar, and A. E. Willner, "Simultaneous optical digital half-subtraction and-addition using SOAs and a PPLN waveguide," Opt. Express, vol. 15, no. 9, pp. 5543-5549, 2007. (Pubitemid 46698977)
    • (2007) Optics Express , vol.15 , Issue.9 , pp. 5543-5549
    • McGeehan, J.E.1    Kumar, S.2    Willner, A.E.3
  • 5
    • 0346342613 scopus 로고    scopus 로고
    • All-optical decrementing of a packet's time-to-live (TTL) field and subsequent dropping of a zero-TTL packet
    • Nov
    • J. E. McGeehan, et al., "All-optical decrementing of a packet's time-to-live (TTL) field and subsequent dropping of a zero-TTL packet," J. Lightw. Technol., vol. 21, no. 11, pp. 2746-2752, Nov. 2003.
    • (2003) J. Lightw. Technol. , vol.21 , Issue.11 , pp. 2746-2752
    • McGeehan, J.E.1
  • 6
    • 0346076646 scopus 로고    scopus 로고
    • 10-Gb/s all-optical half-adder with interferometric SOA gates
    • Jan
    • D. Tsiokos, et al., "10-Gb/s all-optical half-adder with interferometric SOA gates," IEEE Photon. Technol. Lett., vol. 16, no. 1, pp. 284-286, Jan. 2004.
    • (2004) IEEE Photon. Technol. Lett. , vol.16 , Issue.1 , pp. 284-286
    • Tsiokos, D.1
  • 7
    • 33750701788 scopus 로고    scopus 로고
    • All-optical half adder using an SOA and a PPLN waveguide for signal processing in optical networks
    • DOI 10.1364/OE.14.010255
    • S. Kumar, A. E. Willner, D. Gurkan, K. R. Parameswaran, and M. M. Fejer, "All-optical half adder using an SOA and a PPLN waveguide for signal processing in optical networks," Opt. Express, vol. 14, no. 22, pp. 10255-10260, 2006. (Pubitemid 44706112)
    • (2006) Optics Express , vol.14 , Issue.22 , pp. 10255-10260
    • Kumar, S.1    Willner, A.E.2    Gurkan, D.3    Parameswaran, K.R.4    Fejer, M.M.5
  • 9
    • 33847128930 scopus 로고    scopus 로고
    • Single-PPLN-based simultaneous half-adder, half-subtracter, and or logic gate: Proposal and simulation
    • DOI 10.1364/OE.15.001690
    • J. Wang, J. Sun, and Q. Sun, "Single-PPLN-based simultaneous half adder, half-subtracter, and OR logic gate: Proposal and simulation," Opt. Express, vol. 15, no. 4, pp. 1690-1699, 2007. (Pubitemid 46280222)
    • (2007) Optics Express , vol.15 , Issue.4 , pp. 1690-1699
    • Wang, J.1    Sun, J.2    Sun, Q.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.