Survey of scheduling techniques for addressing shared resources in multicore processors

ACM Computing Surveys

Volumn 45, Issue 1, 2012, Pages

  Zhuravlev, Sergey ^a   Saez, Juan Carlos ^b   Blagodurov, Sergey ^a   Fedorova, Alexandra ^a   Prieto, Manuel ^b  

^a SIMON FRASER UNIVERSITY   (Canada)

^b UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTICORE PROCESSORS; COMMON RESOURCES; COMPUTING PLATFORM; DATA SHARING; MULTI-CORE PROCESSOR; PERFORMANCE IMPACT; RESOURCE MANAGERS; SCHEDULING TECHNIQUES; SHARED RESOURCES; TIME MULTIPLEXING;

COMPUTER ARCHITECTURE; SCHEDULING; SURVEYS;

MULTITASKING;

EID: 84871210971     PISSN: 03600300     EISSN: 15577341     Source Type: Journal    
DOI: 10.1145/2379776.2379780     Document Type: Review

References (108)

1. Albonesi, D. H. 1999. Selective Cache Ways: on-Demand Cache Resource Allocation. in Proceedings of the 32Nd Annual Acm/Ieee International Symposium on Microarchitecture (Micro 32). 248-259.
2. Allen, M. D., Sridharan, S., and Sohi, G. S. 2009. Serialization Sets: A Dynamic Dependence- Based Parallel Execution Model. in Proceedings of the 14Th Acm Sigplan Symposium on Principles and Practice of Parallel Programming (Ppopp '09). 85-96.
3. Awasthi, M., Sudan, K., Balasubramonian, R., and Carter, J. 2009. Dynamic Hardware- Assisted Softwarecontrolled Page Placement To Manage Capacity Allocation and Sharing Within Large Caches. in Proceedings of the Ieee 15th International Symposium on High Performance Computer Architecture (Hpca'09). 250-261.
4. Azimi, R., Soares, L., Stumm, M., Walsh, T., and Brown, A. D. 2007. Path: Page Access Tracking To Improve Memory Management. in Proceedings of the 6th International Symposium on Memory Management (Ismm'07). 31-42.
5. Azimi, R., Tam, D. K., Soares, L., and Stumm, M. 2009. Enhancing Operating System Support For Multicore Processors By Using Hardware Performance Monitoring. Sigops Oper. Syst. Rev. 43, 2, 56-65.
6. Balasubramonian, R., Albonesi, D., Buyuktosunoglu, A., and Dwarkadas, S. 2000. Memory Hierarchy Reconfiguration For Energy and Performance in General-Purpose Processor Architectures. in Proceedings of the 33Rd Annual Acm/Ieee International Symposium on Microarchitecture (Micro 33). 245-257.
7. Banikazemi, M., Poff, D., and Abali, B. 2008. Pam: A Novel Performance/Power Aware Meta- Scheduler For Multi-Core Systems. in Proceedings of the 2008 Acm/Ieee Conference on Supercomputing (Sc'08). 1-12.
8. Baumann, A., Barham, P., Dagand, P.-E., Harris, T., Isaacs, R., Peter, S., Roscoe, T., Schupbach, A., and Singhania, A. 2009. the Multikernel: A New Os Architecture For Scalable Multicore Systems. in Proceedings of the Acm Sigops 22Nd Symposium on Operating Systems Principles (Sosp'09). 29-44.
9. Berg, E. and Hagersten, E. 2004. Statcache: A Probabilistic Approach To Efficient and Accurate Data Locality Analysis. in Proceedings of the 2004 Ieee International Symposium on Performance Analysis of Systems and Software (Ispass'04). 20-27.
10. Best, M. J.,Mottishaw, S.,Mustard, C., Roth, M., Fedorova, A., and Brownsword, A. 2011. Synchronization Via Scheduling: Techniques For Efficiently Managing Shared State in Video Games. in Proceedings of the Acm Sigplan Conference on Programming Languages Design and Implementation (Pldi'11).
11. Bitirgen, R., Ipek, E., and Martinez, J. F. 2008. Coordinated Management of Multiple Interacting Resources in Chip Multiprocessors: A Machine Learning Approach. in Proceedings of the 41St Annual Ieee/Acm International Symposium on Microarchitecture (Micro 41). 318-329.
12. Blagodurov, S. and Fedorova, A. 2011. User-Level Scheduling on Numa Multicore Systems Under Linux. in Proceedings of the 13Th Annual Linux Symposium.
13. Blagodurov, S., Zhuravlev, S., Dashti, M., and Fedorova, A. 2011. A Case For Numa-Aware Contention Management on Multicore Processors. in Proceedings of the Usenix Annual Technical Conference (Usenix Atc).
14. Blumofe, R. D., Joerg, C. F., Kuszmaul, B. C., Leiserson, C. E., Randall, K. H., and Zhou, Y. 1995. Cilk: An Efficient Multithreaded Runtime System. J. Paral. Distrib.Comput. 207-216.
15. Boyd-Wickizer, S., Chen, H., Chen, R., Mao, Y., Kaashoek, F., Morris, R., Pesterev, A., Stein, L.,Wu, M., Dai, Y., Zhang, Y., and Zhang, Z. 2008. Corey: An Operating System For Many Cores. in Proceedings of the 8Th Usenix Symposium on Operating Systems Design and Implementation (Osdi '08). 43-57.
16. Burger, D., Goodman, J. R., and Kagi, A. 1996. Memory Bandwidth Limitations of Future Microprocessors. in Proceedings of the 23Rd Annual International Symposium on Computer Architecture (Isca'96). 78-89.
17. Cascaval, C., Rose, L. D., Padua, D. A., and Reed, D. A. 2000.Compile-Time Based Performance Prediction. in Proceedings of the 12th International Workshop on Languages and Compilers For Parallel Computing (Lpcp99). 365-379.
18. Chandra, D., Guo, F., Kim, S., and Solihin, Y. 2005. Predicting Inter-Thread Cache Contention on A Chip Multi-Processor Architecture. in Proceedings of the 11Th International Symposium on High-Performance Computer Architecture (Hpca'05). 340-351.
19. Chandra, R., Dagum, L., Kohr, D.,Maydan, D.,Mcdonald, J., and Menon, R. 2001. Parallel Programming in Openmp. in Proceedings of Europar'09.
20. Chang, J. and Sohi, G. S. 2007. Cooperative Cache Partitioning For Chip Multiprocessors. in Proceedings of the 21St Annual International Conference on Supercomputing (Ics'07). 242-252.
21. Chaudhuri, M. 2009. Pagenuca: Selected Policies For Page-Grain Locality Management in Large Shared Chip-Multiprocessor Caches. in Proceedings of the Ieee 15th International Symposium on High Performance Computer Architecture, 2009 (Hpca 2009). 227-238.
22. Chen, R., Chen, H., and Zang, B. 2010. Tiled Mapreduce: Optimizing Resource Usages of Data-Parallel Applications on Multicore With Tiling. in Proceedings of the 19Th International Conference on Parallel Architectures and Compilation Techniques (Pact 2010). Vienna, Austria.
23. Chew, J. 2006. Memory Placement Optimization (Mpo) (http://Opensolaris. Org/Os/Community/% Linebreak[0]Performance/Numa/Mpo Update.Pdf).
24. Chishti, Z., Powell, M. D., and Vijaykumar, T. N. 2005. Optimizing Replication, Communication, and Capacity Allocation in Cmps. in Proceedings of the 32Nd Annual International Symposium on Computer Architecture (Icsa'05). 357-368.
25. Cho, S. and Jin, L. 2006. Managing Distributed, Shared L2 Caches Through Os-Level Page Allo-Cation. in Proceedings of the 39Th Annual Ieee/Acm International Symposium on Microarchitecture (Micro 39). 455-468.
26. Colmenares, J. A., Bird, S.,Cook, H., Pearce, P., Zhu, D., Shalf, J.,Hofmeyr, S.,Asanovic', K., and Kubiatowicz, J. 2010. Resource Management in the Tessellation Manycore Os. in Poster Session At 2Nd Usenix Workshop on Hot Topics in Parallelism.
27. Delaluz, V., Sivasubramaniam, A., Kandemir, M., Vijaykrishnan, N., and Irwin, M. J. 2002. Scheduler-Based Dram Energy Management. in Proceedings of the 39Th Annual Design Automation Conference (Dac'02). 697-702.
28. Denning, P. J. 1968. the Working Set Model For Program Behavior.Commun. Acm 11, 323-333.
29. Dybdahl, H. and Stenstrom, P. 2007. An Adaptive Shared/Private Nuca Cache Partitioning Scheme For Chip Multiprocessors. in Proceedings of the 2007 Ieee 13Th International Sympo-Sium on High Performance Computer Architecture. 2-12.
30. Fedorova, A., Seltzer, M., and Smith, M. D. 2007. Improving Performance Isolation on Chip Multiprocessors Via An Operating System Scheduler. in Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques (Pact'07). 25-38.
31. Gordon-Ross, A., Viana, P., Vahid, F., Najjar, W., and Barros, E. 2007. A one-Shot Configurable-Cache Tuner For Improved Energy and Performance. in Proceedings of the Conference on Design, Automation and Test in Europe (Date'07). 755-760.
32. Guo, F., Kannan, H., Zhao, L., Illikkal, R., Iyer, R., Newell, D., Solihin, Y., and Kozyrakis, C. 2007. From Chaos To Qos: Case Studies in Cmp Resource Management. Sigarch Comput. Archit. News 35, 1, 21-30.
33. Guo, F. and Solihin, Y. 2006. An Analytical Model For Cache Replacement Policy Performance. in Proceedings of the Joint International Conference on Measurement and Modeling of Computer Systems (Sigmetrics '06/Performance '06). 228-239.
34. Hardavellas, N., Ferdman, M., Falsafi, B., and Ailamaki, A. 2009. Reactive Nuca: Near-Optimal Block Placement and Replication in Distributed Caches. in Proceedings of the 36th Annual International Symposium on Computer Architecture (Isca'09). 184-195.
35. Hofmeyr, S., Iancu, C., and Blagojevi'c, F. 2010. Load Balancing on Speed. in Proceedings of the 15th Acm Sigplan Symposium on Prinicples and Practice of Parallel Programming (Ppopp'10). Acm.
36. Hoste, K. and Eeckhout, L. 2007. Microarchitecture-Independent Workload Characterization. Ieee Micro 27, 3, 63-72.
37. Hsu, L. R., Reinhardt, S. K., Iyer, R., and Makineni, S. 2006.Communist, Utilitarian, and Capitalist Cache Policies on Cmps: Caches As A Shared Resource. in Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques (Pact'06). 13-22.
38. Hur, I. and Lin, C. 2004. Adaptive History-Based Memory Schedulers. in Proceedings of the 37Th Annual Ieee/Acm International Symposium on Microarchitecture (Micro 37). 343-354.
39. Ipek, E.,Mutlu, O.,Mart'inez, J. F., and Caruana, R. 2008. Self-Optimizing Memory Con- Trollers: A Reinforcement Learning Approach. in Proceedings of the 35Th Annual International Symposium on Computer Architecture (Isca'08). 39-50.
40. Isard, M., Budiu, M., Yu, Y., Birrell, A., and Fetterly, D. 2007. Dryad: Distributed Data- Parallel Programs From Sequential Building Blocks. in Proceedings of the 2Nd Acm Sigops/Eurosys European Conference on Computer Systems (Eurosys'07). 59-72.
41. Iyer, R. 2004. Cqos: A Framework For Enabling Qos in Shared Caches of Cmp Platforms. in Proceedings of the 18Th Annual International Conference on Supercomputing (Ics'04). 257-266.
42. Iyer, R., Zhao, L., Guo, F., Illikkal, R.,Makineni, S., Newell, D., Solihin, Y., Hsu, L., and Reinhardt, S. 2007. Qos Policies and Architecture For Cache/Memory in Cmp Platforms. in Proceedings of the 2007 Acm Sigmetrics International Conference on Measurement and Modeling of Computer Systems. 25-36.
43. Jaleel, A., Hasenplaugh, W., Qureshi, M., Sebot, J., Steely, Jr., S., and Emer, J. 2008. Adaptive Insertion Policies For Managing Shared Caches. in Proceedings of the 17Th International Conference on Parallel Architectures and Compilation Techniques (Pact'08). 208-219.
44. Jiang, X., Mishra, A. K., Zhao, L., Iyer, R., Fang, Z., Srinivasan, S.,Makineni, S., Brett, P., and Das, C. R. 2011. Access: Smart Scheduling For Asymmetric Cache Cmps. in Proceedings of the Ieee 17Th International Symposium on High-Performance Computer Architecture (Hpca'11). 527-538.
45. Jiang, Y., Shen, X., Chen, J., and Tripathi, R. 2008. Analysis and Approximation of Optimal Co-Scheduling on Chip Multiprocessors. in Proceedings of the 17Th International Conference on Parallel Architectures and Compilation Techniques (Pact'08). 220-229.
46. Kamali, A. 2010. Sharing Aware Scheduling on Multicore Systems. M.S. Dissertation, Simon Fraser University, Burnaby, Bc, Canada.
47. Kim, C., Burger, D., and Keckler, S. W. 2002. An Adaptive, Non-Uniform Cache Structure For Wire-Delay Dominated on-Chip Caches. in Proceedings of the 10th International Conference on Architectural Support For Programming Languages and Operating Systems (Asplos-X). 211-222.
48. Kim, S., Chandra, D., and Solihin, Y. 2004. Fair Cache Sharing and Partitioning in A Chip Multiprocessor Architecture. in Proceedings of the 13Th International Conference on Parallel Architectures and Compilation Techniques (Pact'04). 111-122.
49. Kim, Y., Han, D., Mutlu, O., and Harchol-Balter, M. 2010. Atlas: A Scalable and High- Performance Scheduling Algorithm For Multiple Memory Controllers. in Proceedings of the Ieee 16th International Symposium on High Performance Computer Architecture (Hpca'10). 1-12.
50. Klues, K., Rhoden, B., Waterman, A., Zhu, D., and Brewer, E. 2010. Processes and Resource Management in A Scalable Many-Core Os. in Poster Session At 2Nd Usenix Workshop on Hot Topics in Parallelism.
51. Knauerhase, R.,Brett, P.,Hohlt, B., Li, T., and Hahn, S. 2008. Using Os Observations To Improve Performance in Multicore Systems. Ieee Micro 28, 3, 54-66.
52. Knobe, K. 2009. Ease of Use With Concurrent Collections (Cnc). in Proceedings of the 1St Usenix Workshop on Hot Topics in Parallelism (Hotpar'09).
53. Kondo, M., Sasaki, H., and Nakamura, H. 2007. Improving Fairness, Throughput and Energy- Efficiency on A Chip Multiprocessor Through Dvfs. Sigarch Comput. Archit. News 35, 1, 31-38.
54. Kotera, I., Egawa, R., Takizawa, H., and Kobayashi, H. 2007. A Power-Aware Shared Cache Mechanism Based on Locality Assessment of Memory Reference For Cmps. in Proceedings of the 2007 Workshop on Memory Performance (Medea'07). 113-120.
55. Kotera, I., Egawa, R., Takizawa, H., and Kobayashi, H. 2008. Modeling of Cache Access Behavior Based on Zipf's Law. in Proceedings of the 9Th Workshop on Memory Performance (Medea'08). 9-15.
56. Koukis, E. and Koziris, N. 2005. Memory Bandwidth Aware Scheduling For Smp Cluster Nodes. in Proceedings of the 13Th Euromicro Conference on Parallel, Distributed and Network-Based Processing (Pdp'05). 187-196.
57. Kulkarni, M., Pingali, K.,Walter, B., Ramanarayanan, G., Bala, K., and Chew, L. P. 2007. Optimistic Parallelism Requires Abstractions. in Proceedings of the 2007 Acm Sigplan Conference on Programming Language Design and Implementation (Pldi'07). 211-222.
58. Kumar, K., Vengerov, D., Fedorova, A., and Kalogeraki, V. 2011. Fact: A Framework For Adaptive Contentionaware Thread Migrations. in Proceedings of the Acm International Conference on Computing Frontiers (Cf'11).
59. Lee, R., Ding, X., Chen, F., Lu, Q., and Zhang, X. 2009. Mcc-Db: Minimizing Cache Conflicts in Multi-Core Processors For Databases. Proc. Vldb Endow. 2, 1, 373-384.
60. Leonard, T. 2007. Dragged Kicking and Screaming: Source Multicore. in Proceedings of the Game Developers Conference.
61. Li, T., Baumberger, D., Koufaty, D. A., and Hahn, S. 2007. Efficient Operating System Scheduling For Performance-Asymmetric Multi-Core Architectures. in Proceedings of the 2007 Acm/Ieee Conference on Supercomputing (Sc '07).
62. Liang, Y. and Mitra, T. 2008A. Cache Modeling in Probabilistic Execution Time Analysis. in Proceedings of the 45Th Annual Design Automation Conference (Dac'08). 319-324.
63. Liang, Y. and Mitra, T. 2008B. Static Analysis For Fast and Accurate Design Space Exploration of Caches. In: Proceedings of the 6th Ieee/Acm/Ifip International Conference on Hardware/Software Codesign and System Synthesis (Codes+Isss'08). 103-108.
64. Liedtke, J.,Haertig, H., and Hohmuth, M. 1997. Os-Controlled Cache Predictability For Real- Time Systems. in Proceedings of the 3Rd Ieee Real-Time Technology and Applications Symposium (Rtas'97). 213.
65. Lin, J., Lu, Q., Ding, X., Zhang, Z., Zhang, X., and Sadayappan, P. 2008. Gaining Insights Into Multicore Cache Partitioning: Bridging the Gap Between Simulation and Real Systems. in Proceedings of the International Symposium on High-Performance Computer Architecture (Hpca'08). 367-378.
66. Lin, J., Lu, Q., Ding, X., Zhang, Z., Zhang, X., and Sadayappan, P. 2009. Enabling Software Management For Multicore Caches With A Lightweight Hardware Support. in Proceedings of the Conference on High-Performance Computing Networking, Storage and Analysis (Sc'09). Article No. 14.
67. Liu, C., Sivasubramaniam, A., and Kandemir, M. 2004.organizing the Last Line of Defense Before Hitting the Memory Wall For Cmps. in Proceedings of the 10th International Symposium on High Performance Computer Architecture (Hpca'04). 176.
68. Loh, G. H. 2008. 3D-Stacked Memory Architectures For Multi-Core Processors. in Proceedings of the 35Th Annual International Symposium on Computer Architecture (Isca'08). Ieee Computer Society, Washington, Dc, 453-464.
69. Mattson, R. L., Gecsei, J., Slutz, D. R., and Traiger, I. L. 1970. Evaluation Techniques For Storage Hierarchies. Ibm Syst. J. 9, 78-117.
70. Mcgregor, R. L., Antonopoulos, C. D., and Nikolopoulos, D. S. 2005. Scheduling Algorithms For Effective Thread Pairing on Hybrid Multiprocessors. in Proceedings of the 19Th Ieee International Parallel and Distributed Processing Symposium (Ipdps'05)- Papers. 28.1.
71. Merkel, A., Stoess, J., and Bellosa, F. 2010. Resource-Conscious Scheduling For Energy Efficiency on Multicore Processors. in Proceedings of the 5Th European Conference on Computer Systems (Eurosys'10). 153-166.
72. Moreto, M., Cazorla, F. J., Ramirez, A., Sakellariou, R., and Valero, M. 2009. Flexdcp: A Qos Framework For Cmp Architectures. Sigops Oper. Syst. Rev. 43, 2, 86-96.
73. Moscibroda, T. andmutlu, O. 2007. Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems. in Proceedings of 16th Usenix Security Symposium on Usenix Security Symposium. 18:1-18:18.
74. Mutlu, O. and Moscibroda, T. 2007. Stall-Time Fair Memory Access Scheduling For Chip Multiprocessors. in Proceedings of the 40th Annual Ieee/Acm International Symposium on Microarchitecture (Micro 40). 146-160.
75. Mutlu, O. and Moscibroda, T. 2008. Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared Dram Systems. in Proceedings of the 35Th Annual International Symposium on Computer Architecture (Isca'08). 63-74.
76. Nesbit, K. J., Aggarwal, N., Laudon, J., and Smith, J. E. 2006. Fair Queuing Memory Systems. in Proceedings of the 39Th Annual Ieee/Acm International Symposium on Microarchitecture (Micro 39). 208-222.
77. Nesbit, K. J., Laudon, J., and Smith, J. E. 2007. Virtual Private Caches. in Proceedings of the 34Th Annual International Symposium on Computer Architecture (Isca'07). 57-68.
78. Pesterev, A., Zeldovich, N., and Morris, R. T. 2010. Locating Cache Performance Bottlenecks Using Data Profiling. in Proceedings of the 5Th European Conference on Computer Systems (Eurosys'10). 335-348.
79. Peter, S., Schupbach, A., Barham, P., Baumann, A., Isaacs, R., Harris, T., and Roscoe, T. 2010. Design Principles For End-To-End Multicore Schedulers. in Proceedings of the 2Nd Usenix Workshop on Hot Topics in Parallelism.
80. Qureshi, M. K., Lynch, D. N., Mutlu, O., and Patt, Y. N. 2006. A Case For Mlp-Aware Cache Replacement. in Proceedings of the 33Rd Annual International Symposium on Computer Architecture (Isca'06). Ieee Computer Society, Washington, Dc, 167-178.
81. Qureshi, M. K. and Patt, Y. N. 2006. Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism To Partition Shared Caches. in Proceedings of the 39Th Annual Ieee/Acm International Symposium on Microarchitecture (Micro 39). 423-432.
82. Rafique, N., Lim, W.-T., and Thottethodi, M. 2006. Architectural Support For Operating System-Driven Cmp Cache Management. in Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques (Pact'06). 2-12.
83. Reddy, R. and Petrov, P. 2007. Eliminating Inter-Process Cache Interference Through Cache Reconfigurability For Real-Time and Low-Power Embedded Multi-Tasking Systems. in Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis For Embedded Systems (Cases'07). 198-207.
84. Reinders, J. 2007. Intel Threading Building Blocks: Outfitting C++ For Multi-Core Processor Parallelism. O'reilly. (Asplos'10, Europar'09.)
85. Rixner, S., Dally, W. J., Kapasi, U. J., Mattson, P., and Owens, J. D. 2000. Memory Access Scheduling. in Proceedings of the 27Th Annual International Symposium on Computer Architecture (Isca'00). 128-138.
86. Shi, X., Su, F., Peir, J.-K., Xia, Y., and Yang, Z. 2007. Cmp Cache Performance Projection: Accessibility Vs. Capacity. Sigarch Comput. Archit. News 35, 1, 13-20.
87. Snavely, A., Tullsen, D. M., and Voelker, G. 2002. Symbiotic Job Scheduling With Priorities For A Simultaneous Multithreading Processor. in Proceedings of the 2002 Acm Sigmetrics International Conference on Measurement and Modeling of Computer Systems. 66-76.
88. Soares, L., Tam, D., and Stumm, M. 2008. Reducing the Harmful Effects of Last-Level Cache Polluters With An Os-Level, Software-only Pollute Buffer. in Proceedings of the 41St Annual Ieee/Acm International Symposium on Microarchitecture (Micro 41). 258-269.
89. Srikantaiah, S., Das, R., Mishra, A. K., Das, C. R., and Kandemir, M. 2009. A Case For Integrated Processorcache Partitioning in Chip Multiprocessors. in Proceedings of the Conference on High-Performance Computing Networking, Storage and Analysis (Sc'09). Article No. 6.
90. Srikantaiah, S., Kandemir, M., and Irwin, M. J. 2008. Adaptive Set Pinning: Managing Shared Caches in Chip Multiprocessors. in Proceedings of the 13Th International Conference on Architectural Support For Programming Languages and Operating Systems (Asplos Xiii). 135-144.
91. Stone, H. S., Turek, J., and Wolf, J. L. 1992. Optimal Partitioning of Cache Memory. Ieee Trans.Comput. 41, 9, 1054-1068.
92. Suh, G. E., Devadas, S., and Rudolph, L. 2002. A New Memory Monitoring Scheme For Memory- Aware Scheduling and Partitioning. in Proceedings of the 8Th International Symposium on High-Performance Computer Architecture (Hpca'02). 117.
93. Suh, G. E.,Rudolph, L., and Devadas, S. 2004. Dynamic Partitioning of Shared Cache Memory. J. Supercomput. 28, 1, 7-26.
94. Tam, D., Azimi, R., and Stumm, M. 2007. Thread Clustering: Sharing-Aware Scheduling on Smp-Cmp-Smt Multiprocessors. in Proceedings of the 2Nd Acm European Conference on Computer Systems (Eurosys '07).
95. Tam, D. K., Azimi, R., Soares, L. B., and Stumm, M. 2009. Rapidmrc: Approximating L2 Miss Rate Curves on Commodity Systems For online Optimizations. in Proceeding of the 14Th International Conference on Architectural Support For Programming Languages and Operating Systems (Asplos'09). 121-132.
96. thekkath, R. and Eggers, S. J. 1994. Impact of Sharing-Based Thread Placement on Multi- Threaded Architectures. in Proceedings of the 21St Annual International Symposium on Computer Architecture (Isca'94). 176-186.
97. Tian, K., Jiang, Y., and Shen, X. 2009. A Study on Optimally Co-Scheduling Jobs of Different Lengths on Chip Multiprocessors. in Proceedings of the 6th Acm Conference on Computing Frontiers (Cf'09). 41-50.
98. Viana, P., Gordon-Ross, A., Barros, E., and Vahid, F. 2008. A Table-Based Method For Single-Pass Cache Optimization. in Proceedings of the 18Th Acm Great Lakes Symposium on Vlsi (Glsvlsi'08). 71-76.
99. Wang, S. and Wang, L. 2006. Thread-Associative Memory For Multicore and Multithreaded Computing. in Proceedings of the 2006 International Symposium on Low Power Electronics and Design (Islped '06). 139-142.
100. Weinberg, J. and Snavely, A. E. 2008. Accurate Memory Signatures and Synthetic Address Traces Forhpcapplications. in Proceedings of the 22Nd Annual International Conference on Supercomputing (Ics'08). 36-45.
101. Xie, Y. and Loh, G. 2008. Dynamic Classification of Program Memory Behaviors in Cmps. in Proceedings of Cmp-Msi, Held in Conjunction With Isca-35.
102. Xie, Y. and Loh, G. H. 2009. Pipp: Promotion/Insertion Pseudo-Partitioning of Multi-Core Shared Caches. in Proceedings of the 36th Annual International Symposium on Computer Architecture (Isca'09). 174-183.
103. Zhang, E. Z., Jiang, Y., and Shen, X. 2010. Does Cache Sharing on Modern Cmp Matter To the Performance of Contemporary Multithreaded Programs? in Proceedings of the 15th Acm Sigplan Symposium on Principles and Practice of Parallel Programming (Ppopp'10). 203-212.
104. Zhang, X., Dwarkadas, S., and Shen, K. 2009. Towards Practical Page Coloring-Based Multicore Cache Management. in Proceedings of the 4Th Acm European Conference on Computer Systems (Eurosys'09). 89-102.
105. Zhao, L., Iyer, R., Illikkal, R., Moses, J., Makineni, S., and Newell, D. 2007. Cachescouts: Fine-Grain Monitoring of Shared Caches in Cmp Platforms. in Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques (Pact'07). 339-352.
106. Zhong, Y., Shen, X., and Ding, C. 2009. Program Locality Analysis Using Reuse Distance. Acm Trans. Program. Lang. Syst. 31, 6, 1-39.
107. Zhou, P., Pandey, V., Sundaresan, J., Raghuraman, A., Zhou, Y., and Kumar, S. 2004. Dynamic Tracking of Page Miss Ratio Curve For Memory Management. in Proceedings of the 11Th International Conference on Architectural Support For Programming Languages and Operating Systems (Asplos Xi). 177-188.
108. Zhuravlev, S., Blagodurov, S., and Fedorova, A. 2010. Addressing Shared Resource Contention in Multicore Processors Via Scheduling. in Proceedings of the 15th International Conference on Architectural Support For Programming Languages and Operating Systems (Asplos'10). 129-142.