Optimization and architecture effects on GPU computing workload performance

2012 Innovative Parallel Computing, InPar 2012

Volumn , Issue , 2012, Pages

  Stratton, John A ^a   Anssari, Nasser ^a   Rodrigues, Christopher ^a   Sung, I Jui ^a   Obeid, Nady ^a,b   Chang, Liwen ^a   Liu, Geng Daniel ^a   Hwu, Wen Mei ^a  

^a University of Illinois at Urbana Champaign   (United States)

^b KLA TENCOR CORPORATION   (United States)

Author keywords

CUDA; GPU; Optimization

Indexed keywords

ARCHITECTURAL FEATURES; ARCHITECTURE GENERATION; CUDA; DATA LAYOUTS; DIVERSE APPLICATIONS; GPU; GPU COMPUTING; IMPROVING PERFORMANCE; MOORE'S LAW; OFF-CHIP; REAL APPLICATIONS; REGISTER FILES; SINGLE-CHIP; TIME-PERIODS;

BANDWIDTH; HARDWARE; METADATA; OPTIMIZATION; PARALLEL ARCHITECTURES; PROGRAM PROCESSORS;

BENCHMARKING;

EID: 84870714427     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/InPar.2012.6339605     Document Type: Conference Paper

References (10)

1. M. Billeter, O. Olsson, and U. Assarsson. Efficient stream compaction on wide SIMD many-core architectures. In Proceedings of the 2009 Conference on High Perfo rmance Graphics, HPG '09, pages 159-166, New York, NY, USA, Aug. 2009. ACM.
2. S. Che, M. Boyer, J. Meng, D. Tarjan, J. Sheaffer, S. -H. Lee, and K. Skadron. Rodinia: A benchmark suite for heterogeneous computing. In Proceedings of the IEEE International Symposium on Workload Characterization 2009, IISWC '09, pages 44-54, Washington, DC, USA, Oct. 2009. IEEE Computer Society.
3. A. Danalis, G. Marin, C. McCurdy, J. S. Meredith, P. C. Roth, K. Spafford, V. Tipparaju, and J. S. Vetter. T he Scalable HeterOgeneous Computing (SHOC) benchmark suite. In Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, GPGPU '10, pages 63-74, New York, NY, USA, Mar. 2010. ACM.
4. W.-m. W. Hwu, editor. GPU Computing Gems Emerald Edition. Morgan Kaufmann, San Francisco, CA, USA, Feb. 2011.
5. W.-m. W. Hwu, editor. GPU Computing Gems Jade Edition. Morgan Kaufmann, San Francisco, CA, USA, Oct. 2011.
6. K. Keutzer, B. L. Massingill, T. G. Mattson, and B. A. Sanders. A design pattern language for engineering (parallel) software: merging the PLPP and OPL projects. In Proceedings of the 2010 Workshop on Parallel Programming Patterns, ParaPLoP ' 10, pages 9:1-9:8, New York, NY, USA, 2010. ACM.
7. T. Mattson, B. Sanders, and B. Massingill. Patterns for Parallel Programming. Addison-Wesley, Boston, MA, USA, first edition, Sept. 2004.
8. J. A. Stratton, C. Rodrigrues, I.-J. Sung, N. Obeid, L. Chang, G. Liu, and W.-m. W. Hwu. The Parboil benchmarks. Technical Report IMPACT-12-01, University of Illinois at Urbana-Champaign, Urbana, Mar. 2012.
9. I.-J. Sung, J. A. Stratton, and W. mei W. Hwu. Data layout transformation exploiting memory-level parallelism in structured grid many-core applications. In Conference on Parallel Architectures and Compilation Techniques, pages 513-522, Sept. 2010.
10. V. Volkov and J. W. Demmel. Benchmarking GPUs t o tune dense linear algebra. In Proceedings of the 2008 A CM/IEEE Conference on Supercomputing, SC '08, pages 31:1-31:11, Piscataway, NJ, USA, Nov. 2008. IEEE Press