A novel microprocessor-intrinsic physical unclonable function

Proceedings - 22nd International Conference on Field Programmable Logic and Applications, FPL 2012

Volumn , Issue , 2012, Pages 380-387

  Maiti, Abhranil ^a   Schaumont, Patrick ^a  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL PATH; DATA PATHS; DEDICATED HARDWARE; DELAY VALUES; INSTRUCTION SET; PHYSICAL UNCLONABLE FUNCTIONS;

CRYPTOGRAPHY;

MICROPROCESSOR CHIPS;

EID: 84870669992     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2012.6339208     Document Type: Conference Paper

References (11)

1. G. E. Suh and S. Devadas, "Physical unclonable functions for device authentication and secret key generation," in Proceedings of the 44th annual Design Automation Conference, ser. DAC '07, 2007, pp. 9-14.
2. J. Guajardo, S. Kumar, G.-J. Schrijen, and P. Tuyls, "Brand and ip protection with physical unclonable functions," in Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on, may 2008, pp. 3186-3189.
3. S. Devadas, E. Suh, S. Paral, R. Sowell, T. Ziola, and V. Khandelwal, "Design and implementation of puf-based "unclonable" rfid ics for anti-counterfeiting and security applications," in RFID, 2008 IEEE International Conference on, april 2008, pp. 58-64.
4. S. Kumar, J. Guajardo, R. Maes, G.-J. Schrijen, and P. Tuyls, "Extended abstract: The butterfly puf protecting ip on every fpga," in Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop on, 2008, pp. 67-70.
5. J. Guajardo, S. S. Kumar, G.-J. Schrijen, and P. Tuyls, "Fpga intrinsic pufs and their use for ip protection," in Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems, ser. CHES '07. Berlin, Heidelberg: Springer-Verlag, 2007, pp. 63-80.
6. D. Holcomb, W. Burleson, and K. Fu, "Power-up sram state as an identifying fingerprint and source of true random numbers," Computers, IEEE Transactions on, vol. 58, no. 9, pp. 1198-1210, sept. 2009.
7. R. Maes, P. Tuyls, and I. Verbauwhede, "Intrinsic pufs from flip-flops on reconfigurable devices," in 3rd Benelux Workshop on Information and System Security (WISSec 2008), Eindhoven,NL, 2008, p. 17.
8. J. S. J. Wong, P. Sedcole, and P. Y. K. Cheung, "Self-measurement of combinatorial circuit delays in fpgas," ACM Trans. Reconfigurable Technol. Syst., vol. 2, pp. 10:1-10:22, June 2009.
9. G. Suh, C. O'Donnell, I. Sachdev, and S. Devadas, "Design and implementation of the aegis single-chip secure processor using physical random functions," in Computer Architecture, 2005. ISCA '05. Proceedings. 32nd International Symposium on, june 2005, pp. 25-36.
10. D. Y. Deng, A. H. Chan, and G. E. Suh, "Hardware authentication leveraging performance limits in detailed simulations and emulations," in Proceedings of the 46th Annual Design Automation Conference, ser. DAC '09, 2009, pp. 682-687.
11. M. Majzoobi, A. Elnably, and F. Koushanfar, "Fpga time-bounded unclonable authentication," in Proceedings of the 12th international conference on Information hiding, ser. IH'10. Berlin, Heidelberg: Springer-Verlag, 2010, pp. 1-16.