Reconfigurable sleep transistor for GIDL reduction in ultra-low standby power systems

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2012, Pages

  Bang, Suyoung ^a   Blaauw, David ^a   Sylvester, Dennis ^a   Alioto, Massimo ^a,b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b UNIVERSITY OF SIENA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVE MODE; AREA PENALTY; BATTERY LIFE; BATTERY VOLTAGES; BODY CONTACTS; CMOS TEST CHIP; LEAKAGE MECHANISM; POWER GATINGS; SLEEP MODE; SLEEP TRANSISTORS; STAND-BY LEAKAGE; STANDBY POWER; SUB-THRESHOLD LEAKAGE; VOLUME REDUCTIONS;

INTEGRATED CIRCUITS; SENSOR NODES;

TRANSISTORS;

EID: 84869381376     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2012.6330628     Document Type: Conference Paper

References (11)

1. J. Klassen, "A description of Cymbet battery technology and its comparison with other battery technologies," http://www.cymbet.com/
2. Cymbet EnerChip CBD012 Datasheet: http://www.cymbet.com/pdfs/DS-72-02.pdf
3. 3 Die-Stacked Sensing Platform with Optical Communication and Multi-Modal Energy Harvesting," IEEE ISSCC Dig. Tech. Papers, Feb. 2012, pp. 402-403.
4. G. Chen, et al., "A Cubic-Millimeter Energy-Autonomous Wireless Intraocular Pressure Monitor," ISSCC Dig. Tech. Papers, pp. 310-311, Feb. 2011.
5. M. Alioto, "Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial," IEEE Trans. on Circuits and Systems - part I (invited), vol. 59, no. 1, pp. 3-29, Jan. 2012.
6. A. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-Power CMOS Digital design", IEEE J. Solid-State Circuits, vol. 27, pp. 473-484, Apr. 1992.
7. Y. Ye, S. Borkar, V. De, "A New Technique for Standby Leakage Reduction in High-Performance Circuits," IEEE Symp. VLSI Circuits Dig., June 1998, pp. 40-41.
8. A. Keshavarzi, et al., "Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs," in Proc. Int. Symp. Low Power Electronic Design (ISLPED), Aug. 2001, pp. 207-212.
9. J. W. Tschnz, et al., "Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors," IEEE J. Solid-State Circuits, vol. 38, no. 11, Nov. 2003, pp. 1838-1845.
10. S. Narenda, et al., "Full-Chip Subthreshold Leakage Power Prediction and Reduction Techniques for Sub-0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 2, Feb. 2004, pp. 501-510.
11. BSIM4 MOSFET model manual, http://www-device.eecs.berkeley.edu/bsim/ Files/BSIM4/BSIM470/BSIM470-Manual.pdf