A 60 GHz CMOS transceiver IC for a short-range wireless system with amplitude/phase imbalance cancellation technique

IEICE Transactions on Electronics

Volumn E95-C, Issue 10, 2012, Pages 1598-1609

  Takinami, Koji ^a   Sato, Junji ^a   Shima, Takahiro ^a   Iwamoto, Mitsuhiro ^b   Akizuki, Taiji ^b   Kobayashi, Masashi ^a   Kanemaru, Masaki ^a   Morishita, Yohei ^a   Kitamura, Ryo ^a   Tsukizawa, Takayuki ^a   Mizuno, Koichi ^a   Saito, Noriaki ^a   Takahashi, Kazuaki ^a  

^a Panasonic   (Japan)

^b Panasonic Corporation   (Japan)

Author keywords

60 GHz; Amplitude phase imbalance; Calibration; CMOS; Direct conversion; Injection locked frequency divider; Millimeter wave; Phase locked loop (PLL); Push push voltage controlled oscillator

Indexed keywords

CALIBRATION; CIRCUIT OSCILLATIONS; CMOS INTEGRATED CIRCUITS; MILLIMETER WAVES; OSCILLISTORS; PHASE LOCKED LOOPS; TIMING CIRCUITS; TRANSCEIVERS; VARIABLE FREQUENCY OSCILLATORS; VOLTAGE DIVIDERS;

60 GHZ; AMPLITUDE/PHASE IMBALANCES; DIRECT CONVERSION; INJECTION LOCKED FREQUENCY DIVIDER; PHASE LOCKED LOOP (PLL); PUSH-PUSH VOLTAGE CONTROLLED OSCILLATORS;

RADIO TRANSCEIVERS;

EID: 84867223853     PISSN: 09168524     EISSN: 17451353     Source Type: Journal    
DOI: 10.1587/transele.E95.C.1598     Document Type: Article

References (18)

1. S. Pinel, S. Sarkar, P. Sen, B. Perumana, D. Yeh, D. Dawn, and J. Laskar, "A 90 nm CMOS 60 GHz radio," IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp.130-131, Feb. 2008.
2. A. Siligaris, O. Richard, B. Martineau, C. Mounet, F. Chaix, R. Ferragut, C. Dehos, J. Lanteri, L. Dussopt, S.D. Yamamoto, R. Pilard, P. Busson, A. Cathelin, D. Belot, and P. Vincent, "A 65 nm CMOS fully integrated transceiver module for 60 GHz wireless HD applications," IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp.162-163, Feb. 2011.
3. M. Tanomura, Y. Hamada, S. Kishimoto, M. Ito, N. Orihashi, K. Maruhashi, and H. Shimawaki, "TX and RX front-ends for 60 GHz band in 90 nm standard bulk CMOS," IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp.558-559, Feb. 2008.
4. C. Marcu, D. Chowdhury, C. Thakkar, L.K. Kong, M. Tabesh, J.D. Park, Y. Wang, B. Afshar, A. Gupta, A. Arbabian, S. Gambini, R. Zamani, A.M. Niknejad, and E. Alon, "A 90 nm CMOS lowpower 60 GHz transceiver with integrated baseband circuitry," IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp.314- 315, Feb. 2009.
5. K. Okada, K. Matsushita, K. Bunsen, R. Murakami, A. Musa, T. Sato, H. Asada, N. Takayama, N. Li, S. Ito, W. Chaivipas, R. Minami, and A. Matsuzawa, "A 60 GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver for IEEE 802.15.3c," IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp.160-161, Feb. 2011.
6. J.X. Liu, C.Y. Hsu, H.R. Chuang, and C.Y. Chen, "A 60-GHz millimeter-wave CMOS marchand balun," Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp., pp.445-448, June 2007.
7. H. Hoshino, R. Tachibana, T. Mitomo, N. Ono, Y. Yoshihara, and R. Fujimoto, "A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS," Proc. IEEE Eur. Solid-State Circuits Conf. (ESSCIRC), pp.472-475, Sept. 2007.
8. S. Pellerano, R. Mukhopadhyay, A. Ravi, J. Laskar, and Y. Palaskas, "A 39.1-to-41.6 GHz Δ∑ fractional-N frequency synthesizer in 90 nm CMOS," IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp.484-485, Feb. 2008.
9. K. Scheir, G. Vandersteen, Y. Rolain, and P. Wambacq, "A 57-to- 66 GHz quadrature PLL in 45nm digital CMOS," IEEE Int. Solid- State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp.494-495, Feb. 2009.
10. J. Sato, T. Shima, M. Iwamoto, T. Akizuki, and K. Mizuno, "A 60 GHz fully integrated CMOS transceiver with amplitude/phase imbalance cancellation technique," Proc. IEEE Radio-Frequency Integration Technology (RFIT), pp.101-104, Dec. 2011.
11. H.H. Chiang, F.C. Huang, C.S. Wang, and C.K. Wang, "A 90 nm CMOS V-band low-noise active balun with broadband phasecorrection technique," IEEE J. Solid-State Circuits, vol.46, no.11, pp.2583-2591, Nov. 2011.
12. T. Shima, J. Sato, K. Mizuno, and K. Takinami, "A 60 GHz CMOS PLL synthesizer using a wideband injection-locked frequency divider with fast calibration technique," Proc. IEEE Asia-Pacific Microwave Conference (APMC), pp.1530-1533, Dec. 2011.
13. S. D'Amico, M. Conta, and A. Baschirotto, "A 4.1-mW 10-MHz fourth-order source-follower-based continuous-time filter with 79- dB DR," IEEE J. Solid-State Circuits, vol.41, no.12, pp.2713-2719, Dec. 2006.
14. A. Mirzaei, M.E. Heidari, R. Bagheri, and A.A. Abidi, "Multiphase injection widens lock range of ring-oscillator-based frequency dividers," IEEE J. Solid-State Circuits, vol.43, no.3, pp.656-671, March 2008.
15. B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw- Hill, 2001.
16. H. Hoshino, R. Tachibana, T. Mitomo, N. Ono, Y. Yoshihara, and R. Fujimoto, "A 60-GHz phase-locked loop with inductor-less wide operation range prescaler in 90-nm CMOS," IEICE Trans. Electron. (Japanese Edition), vol.J92-C, no.6, pp.785-791, June 2009.
17. J.C. Chien and L.H. Lu, "Analysis and design of wideband injectionlocked ring oscillators with multiple-input injection," IEEE J. Solid- State Circuits, vol.42, no.9, pp.1906-1915, Sept. 2007.
18. T. Hirota, A. Minakawa, and M. Muraguchi, "Reduced-size branchline and rat-race hybrids for uniplanar MMIC's," IEEE Trans. Microw. Theory Tech., vol.38, no.3, pp.270-275, March 1990.