PLC-statecharts: An approach to integrate UML-statecharts in open-loop control engineering - Aspects on behavioral semantics and model-checking

IFAC Proceedings Volumes (IFAC-PapersOnline)

Volumn 44, Issue 1 PART 1, 2011, Pages 7866-7872

  Witsch, Daniel ^a   Vogel Heuser, Birgit ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

SEMANTICS; VISUAL LANGUAGES;

AUTOMATIC TRANSFORMATIONS; BEHAVIORAL SEMANTICS; ENGINEERING ASPECTS; MODEL CHECKER; OPEN LOOP CONTROL; TIMED AUTOMATA; UML STATECHARTS; VISUAL PROGRAMMING LANGUAGES;

MODEL CHECKING;

EID: 84866773078     PISSN: 14746670     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.3182/20110828-6-IT-1002.02207     Document Type: Conference Paper

References (20)

1. Alur, R., D.L. Dill (1990). Automata for modeling real-time systems. In: Proc. of Int. Colloquium on Algorithms, Languages, and Programming, volume 443 of LNCS,pages 322-335.
2. Behrmann, G., A. David and K.G. Larsen (2004). A Tutorial on Uppaal, Department of Computer Science, Aalborg University, Denmark.
3. Bengtsson, J. and W. Yi (2004) Timed Automata: Semantics, Algorithms and Tools, in Lecture Notes on Concurrency and Petri Nets, W. Reisig, G. Rozenberg (ED), vol. 3098, pp. 87-124, Springer, Heidelberg/Berlin.
4. Dierks, H. (2000) Specification and verification of polling real-time systems, PHd-Thesis University of Oldenbourg, Germany.
5. Dierks, H. (2004). Comparing Model-Checking and logical reasoning for real-time systems", in Formal Aspects of Computing, vol. 2, issue 2, pp. 104-12, Springer, London.
6. Frey, G. (2002). Design and formal Analysis of Petri Net based Logic Control Algorithms, Dissertation University of Kaiserslautern, Germany.
7. Giese, H., Tichy, M., Burmester, S., Schäfer, W. Flake,S Towards the Compositional Verification of Real-Time UML Designs. In Proceedings of ESEC/FSE'03, September 1-5, 2003, Helsinki, Finland, ACM Press, New York, NY, USA, 2003.
8. Harel, D. (1987). Statechart: A visual formalism for complex systems, in Science of Computer Programming, vol. 8, pp. 231-274.
9. Hendriks, M.; Larsen, K.G.: Exact acceleration of real-time model checking. In Theory and Practice of Timed Systems, volume 65 of Electronic Notes in Theoretical Computer Science. Elsevier Science Publishers, Oxford, England, 2002
10. IEC - International Electrical Commission (2000). IEC 61499 - Function blocks for industrial-process measurement and control systems.
11. IEC - International Electrical Commission (2010). IEC 61131 Programmable Controllers (3rd Edition) - Part 3: Programming Languages.
12. Kaynar, D.K., Lynch, N.A., Segala, R., and F.W. Vaandrager (2006). The Theory of Timed I/O Automata", in Synthesis Lecture on Computer Science.
13. Krcal, P., Mokrushin, L., Thiagarajan, P.S. and W. Yi (2004). Timed vs. Time Triggered Automata, in Gardner, P and Yoshida, N. (eds.) CONCUR 2004, LNCS, vol. 3170, pp. 340-354, Springer, Heidelberg/Berlin.
14. Krzysztof, S. (2007). Translatable Finite State Time Machine", in SDL 2007: Design for Dependable Systems, vol. 4745, pp. 117-132, Springer Heidelberg/Berlin.
15. OMG - Object Management Group (2009). Unified Modeling Language (UML), Superstructure, V2.2, http://www.omg.org/docs/formal/09-02-02.pdf.
16. von der Beeck, M. (2002). A structured operational semantics for UML-statecharts, in Software and Systems Modeling, vol. 1, no. 2, pp. 130-141, Springer, Heidelberg/Berlin.
17. Werner, B (2009). Object-oriented extensions for iec 61131-3, in IEEE Industrial Electronics Magazine, vol. 3, no. 4, pp. 36 - 39.
18. Witsch, D. and B. Vogel-Heuser (2009). Close integration between UML and IEC 61131-3: New possibilities through object-oriented extensions, in Proc. of ETFA 2009 - 14th IEEE International Conference on Emerging Technologies and Factory Automation, Palma de Mallorca, Spain, 21.-26.09.
19. Witsch, D., Ricken, M., Kormann, B. and B. Vogel-Heuser (2010) PLC-Statecharts: An Approach to Integrate UML Statecharts in Open-Loop Control Engineering. In Proc. of INDIN 2010 Conference, Osaka, Japan, July 13-16.
20. Witsch, D., B. Vogel-Heuser, J.-M. Faure, G. Marsal: Performance Analysis of Industrial Ethernet Networks by means of Timed Model-Checking. In Proc. 12th IFAC Symposium on Information Control Problems in Manufacturing (INCOM'06), Saint-Etienne, France, April 2006.