Tool chain to support automated formal verification of avionics simulink designs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 7437 LNCS, Issue , 2012, Pages 78-92

  Barnat, Jiri ^a   Beran, Jan ^b   Brim, Lubos ^a   Kratochvíla, Tomas ^b   Ročkai, Petr ^a  

^a MASARYK UNIVERSITY   (Czech Republic)

^b Honeywell International Sro   (Czech Republic)

Author keywords

[No Author keywords available]

Indexed keywords

ABSOLUTE MINIMUM; AEROSPACE SYSTEMS; ARTEMIS; AUTOMATED FORMAL VERIFICATION; HARDWARE AND SOFTWARE; HONEYWELL; MATERIAL DAMAGES; MATLAB-SIMULINK; MECHANICAL COMPONENTS; MODEL CHECKER; PRIMARY DESIGN; SIMULINK; SYSTEM AVAILABILITY; SYSTEMS DEVELOPMENT; VALIDATION AND VERIFICATION;

AVIONICS; EMBEDDED SYSTEMS; MODEL CHECKING;

INDUSTRY;

EID: 84866673750     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-32469-7_6     Document Type: Conference Paper

References (22)

1. Meenakshi, B., Bhatnagar, A., Roy, S.: Tool for Translating Simulink Models into Input Language of a Model Checker. In: Liu, Z., Kleinberg, R.D. (eds.) ICFEM 2006. LNCS, vol. 4260, pp. 606-620. Springer, Heidelberg (2006)
2. Barnat, J., Brim, L., Černá, I., Moravec, P., Ročkai, P., Šimeček, P.: DIVINE - A Tool for Distributed Verification (Tool Paper). In: Ball, T., Jones, R.B. (eds.) CAV2006. LNCS, vol. 4144, pp. 278-281. Springer, Heidelberg (2006)
3. Bhatt, D., Madl, G., Oglesby, D., Schloegel, K.: Towards Scalable Verification of Commercial Avionics Software (2010), http://www.ics.uci.edu/ ~gabe/papers/BMOS-AIAA-2010.pdf
4. Bhatt, D., Schloegel, K.: Effective Verification of Flight Critical Software Systems: Issues and Approaches. Presented at NSF/Microsoft Research Workshop on Usable Verification (November 2010)
5. Bingham, B., Bingham, J., de Paula, F.M., Erickson, J., Singh, M., Reitblatt, G.: Industrial Strength Distributed Explicit State Model Checking. In: Parallel and Distributed Methods in Verification and High Performance Computational Systems Biology (HiBi/PDMC), pp. 28-36. IEEE (2010)
6. Choi, Y.: From NuSMV to SPIN: Experiences with model checking flight guidance systems. Formal Methods in System Design 30, 199-216 (2007)
7. Ciardo, G., Zhao, Y., Jin, X.: Parallel symbolic state-space exploration is difficult, but what is the alternative? In: Parallel and Distributed Methods in Verification (PDMC). EPTCS, vol. 14, pp. 1-17 (2009)
8. Clarke, E., Grumberg, O., Peled, D.: Model Checking. MIT press (1999)
9. Cofer, D.: Model Checking: Cleared for Take Off. In: van de Pol, J., Weber, M. (eds.) SPIN 2010. LNCS, vol. 6349, pp. 76-87. Springer, Heidelberg (2010)
10. Dwyer, M.B., Avrunin, G.S., Corbett, J.C.: A System of Specification Patterns (1998), http://www.cis.ksu.edu/santos/spec-patterns
11. Joshi, A., Heimdahl, M.P.E.: Model-Based Safety Analysis of Simulink Models Using SCADE Design Verifier. In: Winther, R., Gran, B.A., Dahll, G. (eds.) SAFECOMP 2005. LNCS, vol. 3688, pp. 122-135. Springer, Heidelberg (2005)
12. Kim, M., Choi, Y., Kim, Y., Kim, H.: Formal Verification of a Flash Memory Device Driver - An Experience Report. In: Havelund, K., Majumdar, R. (eds.) SPIN 2008. LNCS, vol. 5156, pp. 144-159. Springer, Heidelberg (2008)
13. Konrad, S., Cheng, B.H.C.: Real-time specification patterns. In: Proceedings of the 27th International Conference on Software Engineering, ICSE 2005, pp. 372-381. ACM, New York (2005)
14. Mathworks. Simulink, http://www.mathworks.com/products/simulink/
15. Miller, S.P.: Bridging the Gap Between Model-Based Development and Model Checking. In: Kowalewski, S., Philippou, A. (eds.) TACAS 2009. LNCS, vol. 5505, pp. 443-453. Springer, Heidelberg (2009)
16. Pingree, P., Mikk, E., Holzmann, G., Smith, M., Dams, D.: Validation of mission critical software design and implementation using model checking. In: Proc. Digital Avionics Systems Conference, pp. 6A4-1-6A4-12. IEEE Computer Society (2002)
17. SCADE. Design verifier, http://www.esterel-technologies.com/products/ scadesuite/ add-on-modules/design-verifier
18. Scaife, N., Sofronis, C., Caspi, P., Tripakis, S., Maraninchi, F.: Defining and translating a "safe" subset of simulink/stateflow into lustre. In: EMSOFT, pp. 259-268. ACM (2004)
19. Schlenoff, C., Gruninger, M., Tissot, F., Valois, J., Road, T.C., Inc, S., Lubell, J., Lee, J.: The Process Specification Language (PSL) Overview and Version 1.0 Specification (1999)
20. Sims, S., Cleaveland, R., Butts, K., Ranville, S.: Automated validation of software models. In: ASE, pp. 91-102. IEEE Computer Society (2001)
21. Verstoep, K., Bal, H., Barnat, J., Brim, L.: Efficient Large-Scale Model Checking. In: 23rd IEEE International Parallel & Distributed Processing Symposium (IPDPS 2009). IEEE (2009)
22. Whalen, M., Cofer, D., Miller, S., Krogh, B.H., Storm, W.: Integration of Formal Analysis into a Model-Based Software Development Process. In: Leue, S., Merino, P. (eds.) FMICS 2007. LNCS, vol. 4916, pp. 68-84. Springer, Heidelberg (2008)