Something old and something new: P-states can borrow microarchitecture techniques too

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2012, Pages 385-390

  Eckert, Yasuko ^a,b   Manne, Srilatha ^a   Schulte, Michael J ^a   Wood, David A ^a,b  

^a ADVANCED MICRO DEVICES   (United States)

^b University of Wisconsin Madison   (United States)

Author keywords

dynamic microarchitectural power saving; dynamic voltage and frequency scaling; frequency scaling; p states; power gating

Indexed keywords

DYNAMIC VOLTAGE AND FREQUENCY SCALING; FREQUENCY-SCALING; P-STATES; POWER GATINGS; POWER SAVINGS;

BUFFER STORAGE; COMPUTER ARCHITECTURE; ENERGY MANAGEMENT;

LOW POWER ELECTRONICS;

EID: 84865544576     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2333660.2333748     Document Type: Conference Paper

References (21)

1. Alameldeen et al. Variability in architectural simulation of multi-threaded workloads. In Proc. of HPCA, February 2003.
2. Albonesi et al. Dynamically tuning processor resources with adaptive processing. IEEE Computer, 36(2):49-58, 2003.
3. Brooks et al. Wattch: A framework for architecture-level power analysis and optimization. Proc. of 27th ISCA, 2000.
4. Cebrian et al. Efficient microarchitecture policies for accurately adapting to power constraints. In Proc. of the Intl. Symp. on Parallel & Distributed Processing, 2009.
5. Chandrakasan et al. Technologies for ultradynamic voltage scaling. In Proc. of the IEEE, 2010.
6. Dreslinski et al. Near-threshold computing: reclaiming Moore's Law through energy efficient integrated circuits. Proc. of the IEEE, 2010.
7. Flautner et al. Drowsy caches: simple techniques for reducing leakage power. In Proc. of the 29th ISCA, 2002.
8. Gochman et al. The Intel Pentium M processor: microarchitecture and performance. Intel Tech. J., 2003.
9. Henning. SPEC CPU2006 Benchmark Descriptions. Computer Architecture News, 2006.
10. Ipek et al. Core fusion: accommodating software diversity in chip multiprocessors. In Proc. of the 34th ISCA, 2007.
11. Kalla et al. Power7: IBM's next-generation server processor. IEEE Micro, 2010.
12. Kumar et al. Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction. In Proc. of the 36th Symp. on Microarchitecture, 2003.
13. Magnusson et al. Simics: A full system simulation platform. IEEE Computer, 2002.
14. Manne et al. Pipeline gating: speculation control for energy reduction. In Proc. of the 25th ISCA, 1998.
15. Martin et al. Multifacet's general execution-driven multiprocessor simulator (GEMS). Comp. Arch. News, 2005.
16. Moshovos. Checkpointing alternatives for high performance, power-aware processors. In Proc. of ISLPED 2003.
17. Naveh et al. Power and thermal management in the Intel Core Duo processor. Intel Technology Journal. 2006.
18. Rogers et al. The Core-C6 (CC6) Sleep State of the AMD Bobcat x86 Microprocessor. In Proc. of ISLPED, 2012.
19. Seznec et al. A case for (partially) Tagged Geometric history length branch prediction. J. of Instr. Level Parallelism, 2006.
20. Shyamkumar et al. CACTI 5.1. Technical Report HPL-2008-20, Hewlett Packard Labs, 2008.
21. Vandeputte et al. Offline phase analysis and optimization for multi-configuration processors. Architectures, Modeling, and Simulation, 2005.