BOOM: Enabling mobile memory based low-power server DIMMs

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2012, Pages 25-36

  Yoon, Doe Hyun ^a   Chang, Jichuan ^a   Muralimanohar, Naveen ^a   Ranganathan, Parthasarathy ^a  

^a HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CRITICAL INFORMATION; DATA OUTPUT; FUTURE MEMORY; HIGH BANDWIDTH; HIGH-CAPACITY; HIGH-RELIABILITY; KEY CONSTRAINTS; LOW FREQUENCY; LOW POWER; MAIN MEMORY; MOBILE DRAM; MOBILE MEMORIES; PRIMARY DATA; REALTIME PROCESSING; SERVER MEMORY; VOLUME MEMORY;

BANDWIDTH; MEMORY ARCHITECTURE; RELIABILITY;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84864829982     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2012.6237003     Document Type: Conference Paper

References (38)

1. HP advanced memory protection technologies. ftp://ftp.hp.com/pub/c- products/servers/options/c00256943.pdf.
2. HP power advisor. http://h18000.www1.hp.com/products/solutions/power/ index.html.
3. HP server memory. http://h18004.www1.hp.com/products/servers/options/ memory-description.html.
4. McSim. http://cal.snu.ac.kr/mediawiki/index.php/McSim.
5. Project Moonshot. http://h17007.www1.hp.com/us/en/iss/110111.aspx.
6. Calculating memory system power for DDR 3. Technical Report TN-41-01, Micron Technology, 2007.
7. J. H. Ahn, N. P. Jouppi, C. Kozyrakis, J. Leverich, and R. S. Schreiber. Future scaling of processor-memmory interfaces. In Proc. The Int'l Conf. High Performance Computing, Networking, Storage and Analysis (SC), Nov. 2009.
8. D. Anderson, J. Franklin, M. Kaminsky, A. Phanishayee, L. Tan, and V. Vasudevan. FAWN: A fast array of wimpy nodes. In Proc. The 22nd ACM Symp. Operating Systems Principles (SOSP), Oct. 2090.
9. R. Angy, E. DeLano, and M. Kumar. The Intel® Itanium® processor 9300 series: A technical overview for IT decision-makers. http://download. intelcom/pressroom/archive/reference/Tukwila-Whitepaper.pdf.
10. S. Ankireddi and T. Chen. Challenges in thermal management of memory modules. http://electronics-cooling.com/html/2008-feb-a3.php.
11. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PAR SEC benchmark suite: Characterization and architectural implications. Technical R eport TR -811-08, Princeton Univ., Jan. 2008.
12. A. M. Caulfield, L. M. Grupp, and S. Swanson. Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications. In Proc. The 14th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), Mar. 2009.
13. T. J. Dell. A white paper on the benefits of chipkill-correct ECC for PC server main memory. IBM Microelectronics Division, Nov. 1997.
14. G. Hamerly, E. Perelman, J. Lau, and B. Calder. SimPoint 3.0: Faster and more flexible program analysis. In Proc. The Workshop on Modeling, Benchmarking and Simulation (MoBS), Jun. 2005.
15. D. Hayslett. System z redundant array of independent memory. http://www.thebrainhouse.ch/gse/doku/74-GSE/Silvios-Jukebox/System\%20z\ %20Redundant\%20Array\%20of\%20Independent\%20Memory.pdf, 2011.
16. D. Henderson, J. Mitchel, and G. Ahrens. Power7R system R AS: Key aspects of power systems™reliability, availability, and serviceability. http://www.essextec.com/assets/pdfs/powerraswp.pdf, 2010.
17. P. Kogge et al. Exascale computing study: Technology challenges in achieving exascale systems.
18. K. Lim, P. R anganathan, J. Chang, C. Patel, T. Mudge, and S. R einhardt. Understanding and designing new server architectures for emerging warehouse-computing environments. In Proc. the 35th Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 2008.
19. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. R eddi, and K. Hazelwood. PIN: Building customized program analysis tools with dynamic instrumentation. In Proc. The ACM Conf. Programming Language Design and Implementation (PLDI), Jun. 2005.
20. M. Meyer. The physics of data. http://www.parc.com/event/936/innovation- at-google.html.
21. Micron Corp. Micron 1 Gb ×4, ×8, ×16, DDR3 SDR AM, 2006.
22. Micron Corp. Micron 2 Gb ×4, ×8, ×16, DDR3 SDR AM, 2006.
23. Micron Corp. Micron 4 Gb ×4, ×8, ×16, DDR3 SDR AM, 2009.
24. Micron Corp. Micron 2Gb ×16, ×32, Mobile LPDDR 2 SDR AM, 2010.
25. J. A. Nerl, K. Pomaranski, G. Gostin, A. Walton, and D. Soper. System and method for controlling application of an error correction code. US Patent, US 7,437,651, Oct. 2004.
26. J. A. Nerl, K. Pomaranski, G. Gostin, A. Walton, and D. Soper. System and method for applying error correction code (ECC) erasure mode and clearing recorded information from a page deallocation page. US Patent, US 7,313,749, Dec. 2007.
27. J. Pouton, R. Palmer, A. M. Fuller, T. Greer, J. Eyles, W. J. Dally, and M. Horowitz. A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS. IEEE Journal of Solid-State Circuits, 42(12), Dec. 2007.
28. I. S. R eed and G. Solomon. Polynomial codes over certain finite fields. J. Soc. for Industrial and Applied Math., 8:300-304, Jun. 1960.
29. S. R ixner, W. J. Dally, U. J. Kapasi, P. R. Mattson, and J. D. Owens. Memory access scheduling. In Proc. The 27th Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 2000.
30. B. Schroeder, E. Pinheiro, and W.-D. Weber. DRAM errors in the wild: A large-scale field study. In Proc. The 11th Int'l Joint Conf. Measurement and Modeling of Computer Systems (SIGMETR ICS), Jun. 2009.
31. Standard Performance Evaluation Corporation. SPEC CPU 2006. http://www.spec.org/cpu2006/, 2006.
32. A. N. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian, A. Davis, and N. P. Jouppi. Rethinking DRAM design and organization for energy-constrined multi-cores. In Proc. The Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 2010.
33. F. A. Ware and C. Hampel. Improving power and data efficiency with threaded memory modules. In Proc. The Int'l Conf. Computer Design (ICCD), 2006.
34. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proc. The 22nd Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 1995.
35. D. H. Yoon and M. Erez. Virtualized and flexible ECC for main memory. In Proc. The 15th Int'l. Conf. Architectural Support for Programming Language and Operating Systems (ASPLOS), Mar. 2010
36. D. H. Yoon, M. K. Jeong, and M. Erez. Adaptive granularity memory systems: A tradeoff between storage efficiency and vthroughput. In Proc. The Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 2011.
37. H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu. Mini-rank: Adaptive DR AM architecture for improving memory power efficiency. In Proc. The 41st IEEE/ACM Int'l Symp. Microarchitecture (MICRO), Nov. 2008.
38. H. Zheng, J. Lin, Z. Zhang, and Z. Zhu. Decoupled DIMM: Building high-bandwidth memory systems using low-speed DR AM devices. In Proc. The 36th Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 2009.