Exploiting heat-accelerated flash memory wear-out recovery to enable self-healing SSDs

3rd USENIX Workshop on Hot Topics in Storage and File Systems, HotStorage 2011

Volumn , Issue , 2011, Pages

  Wu, Qi ^a   Dong, Guiqiang ^a   Zhang, Tong ^a  

^a RENSSELAER POLYTECHNIC INSTITUTE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY UTILIZATION; FILE ORGANIZATION; MEMORY ARCHITECTURE; MOLECULAR BIOLOGY; NAND CIRCUITS; RECOVERY; SELF-HEALING MATERIALS; SEMICONDUCTOR STORAGE; WEAR OF MATERIALS;

DATA STORAGE; DESIGN STRATEGIES; DEVICE MODELING; MEMORY CHIPS; NAND FLASH MEMORY; SOLID STATE DRIVES (SSD); SYSTEM LEVELS; THERMAL MODEL;

FLASH-BASED SSDS;

EID: 84863931153     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. J.D. Lee, J.H. Choi, D. Park, and K. Kim, “Effects of interface trap generation and annihilation on the data retention characteristics of flash memory cells,” IEEE Transactions on Device and Materials Reliability, vol. 4, pp. 110 - 117, March 2004.
2. N. Mielke, H. Belgal, I. Kalastirsky, P. Kalavade, A. Kurtz, Q. Meng, N. Righos, and J. Wu, “Flash EEPROM threshold instabilities due to charge trapping during program/erase cycling,” IEEE Transactions on Device and Materials Reliability, vol. 4, no. 3, pp. 335-344, 2004.
3. The DiskSim Simulation Environment Version 3.0 Reference Manual.0, http://www.pdl.cmu.edu/DiskSim/.
4. Nitin Agrawal, Vijayan Prabhakaran, Ted Wobber, John D. Davis, Mark Manasse, and Rina Panigrahy, “Design tradeoffs for SSD performance,” in USENIX Annual Technical Conference, Boston, MA, June 2008, pp. 57-70.
5. K. Skadron et al., “Temperature-Aware Microarchitecture,” in Proceedings of the 35th ACM/IEEE International Symposium on Computer Architecture,, 2003, pp. 2-13.
6. H. Yang et al., “Reliability issues and models of sub-90nm NAND Flash memory cells,” in International conference on Solid-State and Integrated Circuit Technology, Oct. 2006, pp. 760-762.
7. C.M. Compagnoni, M. Ghidotti, A.L. Lacaita, A.S. Spinelli, and A. Visconti, “Random Telegraph Noise Effect on the Programmed Threshold-Voltage Distribution of Flash Memories,” IEEE electron device letters, vol. 30, no. 9, 2009.
8. SPC Trace File Format Specification, http://traces.cs.umass.edu/index.php/Storage/Storage.
9. C. Dirik and B. Jacob, “The Performance of PC Solid-state disks (SSDs) as a Function of Bandwidth, Concurrency, Device Architecture, and System Organization,” SIGARCH Comput. Archit. News, vol. 37, pp. 279-289, 2009.
10. Open NAND Flash Interface Speci?cation, http://onfi.org/specifications/.
11. R. Micheloni, M. Picca, S. Amato, H. Schwalm, M. Scheppler, and S. Commodaro, “Non-volatile memories for removable media,” Proceedings of the IEEE, vol. 97, pp. 148-160, Jan. 2009.
12. B.T. Vaccaro, R.L. Shook, and D.L. Gerlach, “The impact of Lead-Free reflow temperatures on the moisture sensitivity performance of plastic surface mount packages,” in International Workshop on Thermal Investigations of ICs and Systems, Oct. 2009, pp. 113-116.