Phase guided profiling for fast cache modeling

Proceedings - International Symposium on Code Generation and Optimization, CGO 2012

Volumn , Issue , 2012, Pages 175-185

  Sembrant, Andreas ^a   Black Schaffer, David ^a   Hagersten, Erik ^a  

^a UPPSALA UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE ALLOCATION; CACHE CAPACITY; CACHE MISS; PHASE DETECTION; PHASE INFORMATION; PROGRAM BEHAVIOR; RUN-TIME PROFILING; TIME VARYING; TIME-BASED INFORMATION; TRANSIENT BEHAVIOR;

NETWORK COMPONENTS; OPTIMIZATION;

COST REDUCTION;

EID: 84863455339     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2259016.2259040     Document Type: Conference Paper

References (37)

1. Threadspotter, 2010. URL http://www.roguewave.com/products/threadspotter. aspx.
2. Intel VTune Amplifier XE 2011 Getting Started Tutorials for Linux* OS, 2010. Section Key Concept: Event Skid.
3. K. K. Agaram, S. W. Keckler, C. Lin, and K. S. McKinley. Decomposing memory performance: data structures and phases. In Int. Symposium on Memory management, 2006.
4. M. Annavaram, R. Rakvic, M. Polito, J.-Y. Bouguet, R. A. Hankins, and B. Davies. The fuzzy correlation between code and performance predictability. In Int. Symposium on Microarchitecture, 2004.
5. E. Berg and E. Hagersten. Statcache: a probabilistic approach to efficient and accurate data locality analysis. In Int. Symposium on Performance Analysis of Systems and Software, 2004.
6. E. Berg and E. Hagersten. Fast data-locality profiling of native execution. In Int. Conf. on Measurement and Modeling of Computer Systems, 2005.
7. E. Berg, H. Zeffer, and E. Hagersten. A statistical multiprocessor cache model. In Int. Symposium on Performance Analysis of Systems and Software, 2006.
8. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. In Conf. on Programming Language Design and Implementation, 2005.
9. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multi-processor architecture. In Int. Symposium on High-Performance Computer Architecture, 2005.
10. A. S. Dhodapkar and J. E. Smith. Managing multi- configuration hardware via dynamic working set analysis. In Int. Symposium on Computer Architecture, 2002.
11. A. S. Dhodapkar and J. E. Smith. Comparing program phase detection techniques. In Int. Symposium on Microarchitecture, 2003.
12. R. O. Duda, P. E. Hart, and D. G. Stork. Pattern Classification, chapter 10.11. On-line Clustering, pages 559-565. Wiley-Interscience, 2 edition, 2001. ISBN 0-471-05669-3.
13. J. Edler and M. D. Hill. Dinero iv trace-driven uniprocessor cache simulator, 1998. URL http://www.cs.wisc.edu/~markhill/DineroIV.
14. D. Eklov and E. Hagersten. Statstack: Efficient modeling of lru caches. In Int. Symposium on Performance Analysis of Systems Software, 2010.
15. D. Eklov, D. Black-Schaffer, and E. Hagersten. Fast modeling of shared caches in multicore systems. In Int. Conf. on High Performance and Embedded Architectures and Compilers, 2011.
16. A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum. Performance of multithreaded chip multiprocessors and implications for operating system design. In Proceedings on USENIX Annual Technical Conference, 2005.
17. J. L. Henning. Spec cpu2006 benchmark descriptions. SIGARCH Comput. Archit. News, 2006.
18. Intel 64 and IA-32 Architectures Software Developer's Manual. Intel Corporation, volume 3b: system pro- gramming guide edition, September 2010. 30.4.4 Precise Event Based Sampling (PEBS).
19. C. Isci, G. Contreras, and M. Martonosi. Live, runtime phase monitoring and prediction on real systems with application to dynamic power management. In Int. Symposium on Microarchitecture, 2006.
20. J. Lau, S. Schoemackers, and B. Calder. Structures for phase classification. In Int. Symposium on Performance Analysis of Systems and Software, 2004.
21. J. Lau, E. Perelman, G. Hamerly, T. Sherwood, and B. Calder. Motivation for variable length intervals and hierarchical phase behavior. In Int. Symposium on Per- formance Analysis of Systems and Software, 2005.
22. J. Lau, J. Sampson, E. Perelman, G. Hamerly, and B. Calder. The strong correlation between code signatures and performance. In Int. Symposium on Performance Analysis of Systems and Software, 2005.
23. J. Lau, S. Schoenmackers, and B. Calder. Transition phase classification and prediction. In Int. Symposium on High-Performance Computer Architecture, 2005.
24. A. R. Lebeck and D. A. Wood. Cache profiling and the spec benchmarks: A case study. Computer, October 1994.
25. D. Levinthal. Performance analysis guide for intel core i7 processor and intel xeon 5500 processors. Technical Report Version 1.0, Intel Corporation, 2009.
26. R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 1970.
27. P. Nagpurkar, C. Krintz, and T. Sherwood. Phase-aware remote profiling. In Int. Symposium on Code Generation and Optimization, 2005.
28. P. Nagpurkar, C. Krintz, M. Hind, P. F. Sweeney, and V. T. Rajan. Online phase detection algorithms. In Int. Symposium on Code Generation and Optimization, 2006.
29. N. Peleg and B.Mendelson. Detecting change in program behavior for adaptive optimization. In Int. Conf. on Parallel Architecture and Compilation Techniques, 2007.
30. E. Perelman, M. Polito, J. yves Bouguet, J. Sampson, B. Calder, and C. Dulong. Detecting phases in parallel applications on shared memory architectures. In Int. Symposium on Parallel and Distributed Processing, 2006.
31. A. Sembrant, D. Eklov, and E. Hagersten. Efficient software-based online phase classification. In Int. Sym- posium on Workload Characterization, 2011.
32. X. Shen, Y. Zhong, and C. Ding. Locality phase prediction. In Int. Conf. on Architectural Support for Pro- gramming Languages and Operating Systems, 2004.
33. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In Int. Conf. on Parallel Architecture and Compilation Techniques, 2001.
34. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Int. Conf. on Architectural Support for Programming Languages and Operating Systems, 2002.
35. T. Sherwood, S. Sair, and B. Calder. Phase tracking and prediction. In Int. Symposium on Computer Architecture, 2003.
36. T. Sondag and H. Rajan. Phase-based tuning for better utilization of performance-asymmetric multicore processors. In Int. Symposium on Code Generation and Optimization, 2011.
37. D. K. Tam, R. Azimi, L. B. Soares, and M. Stumm. Rapidmrc: approximating l2 miss rate curves on commodity systems for online optimizations. In Int. Conf. on Architectural support for Programming Languages and Operating Systems, 2009.