Dynamic compilation of data-parallel kernels for vector processors

Proceedings - International Symposium on Code Generation and Optimization, CGO 2012

Volumn , Issue , 2012, Pages 23-32

  Kerr, Andrew ^a   Diamos, Gregory ^a   Yalamanchili, S ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE DESIGNERS; CONTROL-FLOW; DATA PARALLEL; DYNAMIC COMPILATION; FUNCTIONAL UNITS; GPU COMPUTING; INSTRUCTION SET EXTENSION; MICRO-BENCHMARK; MODERN PROCESSORS; MULTI CORE; OVER CURRENT; PERFORMANCE IMPROVEMENTS; PERFORMANCE SCALABILITY; POWER EFFICIENCY; PROGRAM TRANSFORMATIONS; REAL-WORLD APPLICATION; SOFTWARE PARALLELISM; STATE OF THE ART; VECTOR PROCESSORS;

COMPUTER SOFTWARE PORTABILITY; DIGITAL SIGNAL PROCESSING; MICROPROCESSOR CHIPS; MULTICORE PROGRAMMING; NETWORK COMPONENTS; OPTIMIZATION; PROGRAM COMPILERS; THROUGHPUT;

PARALLEL PROCESSING SYSTEMS;

EID: 84863449186     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2259016.2259020     Document Type: Conference Paper

References (24)

1. Intel Corporation. Intel 64 and IA-32 Architectures Optimization Reference Manual. Number 248966-018 in Intel 64 and IA-32 Optimization Manaul. Intel Corporation, March 2009.
2. Intel Corp. Intel AVX: New Frontiers in Performance Improvements and Energy Efficiency, March 2008.
3. KHRONOS OpenCL Working Group. The OpenCL Specification, December 2008.
4. NVIDIA. NVIDIA CUDA Compute Unified Device Architecture. NVIDIA Corporation, Santa Clara, California, 2.1 edition, October 2008.
5. John Stratton and Vinod Grover et al. Efficient compilation of fine-grained spmd-threaded programs for multicore cpus. In CGO 2010, Toronto, Canada, April 2010.
6. Jayanth Gummaraju and Laurent Morichetti et al. Twin peaks: a software platform for heterogeneous computing on general-purpose and graphics processors. PACT'10, pages 205-216, New York, NY, USA, 2010. ACM.
7. Jaejin Lee and Jungwon Kim et al. An opencl framework for heterogeneous multicores with local memory. PACT'10, pages 193-204, New York, NY, USA, 2010. ACM.
8. Haicheng Wu, G. Diamos, Si Li, and S. Yalamanchili. Characterization and transformation of unstructured control flow in gpu applications. In First International Workshop on Characterizing Applications for Heterogeneous Exascale Systems, June 2011.
9. NVIDIA. NVIDIA Compute PTX: Parallel Thread Execution. NVIDIA Corporation, Santa Clara, California, 1.3 edition, October 2008.
10. Larry Seiler and Doug Carmean et al. Larrabee: a many-core x86 architecture for visual computing. In ACM SIGGRAPH 2008 papers, SIGGRAPH'08, pages 18:1-18:15, New York, NY, USA, 2008. ACM.
11. Bruno Coutinho, Diogo Sampaio, Fernando Magno Quintao Pereira, and Wagner Meira Jr. Divergence analysis and optimizations. In Parallel Architectures and Compilation Techniques (PACT), 2011 International Conference on, pages 320 -329, oct. 2011.
12. Sylvain Collange and David Defour et al. Dynamic detection of uniform and affine vectors in gpgpu computations. Technical report, Universite de Perpignan, University of California Davis, June 2009.
13. Ziyu Guo, Eddy Zheng Zhang, and Xipeng Shen. Correctly treating synchronizations in compiling fine-grained spmd-threaded programs for cpu. In Parallel Architectures and Compilation Techniques (PACT), 2011 International Conference on, pages 310 -319, oct. 2011.
14. Andrew Kerr, Gregory Diamos, and Sudhakar Yalamanchili. A characterization and analysis of ptx kernels. In IISWC'09, Austin, TX, USA, October 2009.
15. Gregory Diamos, Andrew Kerr, and Sudhakar Yalamanchili. Gpuocelot: A binary translation framework for ptx., June 2009. http://code.google.com/p/ gpuocelot/.
16. Gregory Diamos, Andrew Kerr, Sudhakar Yalamanchili, and Nathan Clark. Ocelot: a dynamic optimization framework for bulk-synchronous applications in heterogeneous systems. PACT'10, pages 353-364, New York, NY, USA, 2010. ACM.
17. IMPACT. The parboil benchmark suite, 2007.
18. Volkov Vasily and Demmel James W. Benchmarking gpus to tune dense linear algebra. In Supercomputing'08, Piscataway, NJ, USA, 2008.
19. Ralf Karrenberg and Sebastian Hack. Whole-function vectorization. CGO, 2011.
20. Jaewook Shin. Introducing control flow into vectorized code. In Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, PACT'07, pages 280-291, Washington, DC, USA, 2007. IEEE Computer Society.
21. Michael Steffen and Joseph Zambreno. Improving simt efficiency of global rendering algorithms with architectural support for dynamic micro-kernels. MICRO'43, Washington, DC, USA, 2010.
22. Eddy Z. Zhang, Yunlian Jiang, Ziyu Guo, Kai Tian, and Xipeng Shen. On-the-fly elimination of dynamic irregularities for gpu computing. In Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, ASPLOS'11, pages 369-380, New York, NY, USA, 2011. ACM.
23. Nathan Clark and Amir Hormati et al. Liquid simd: Abstracting simd hardware using lightweight dynamic mapping. In HPCA'07, pages 216-227, Washington, DC, USA, 2007. IEEE Computer Society. (Pubitemid 47208166)
24. Rajkishore Barik, J. Zhao, and V. Sarkar. Efficient selection of vector instructions using dynamic programming. MICRO'43, pages 201-212, Washington, DC, USA, 2010. IEEE Computer Society.