Out of thin air: Energy scavenging and the path to ultralow-voltage operation

IEEE Solid-State Circuits Magazine

Volumn 4, Issue 2, 2012, Pages 38-42

  Wang, Alice ^a   Kwong, Joyce ^b   Chandrakasan, Anantha ^c  

^a MEDIATEK INC   (Taiwan)

^b TEXAS INSTRUMENTS   (United States)

^c MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTING SCHEME; CRITICAL COMPONENT; ENERGY SCAVENGING; MULTI CORE; PROCESSING ARCHITECTURES; SIGNAL PROCESSOR; SUPPORT STRUCTURES; THIN AIR; ULTRA-LOW POWER; ULTRA-LOW-VOLTAGE;

DESIGN; ENERGY EFFICIENCY; GENES; SIGNAL PROCESSING;

POWER ELECTRONICS;

EID: 84862671983     PISSN: 19430582     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MSSC.2012.2193073     Document Type: Article

References (19)

1. E. Vittoz and J. Fellrath, "CMOS analog integrated circuits based on weak inversion operation," JSSC, vol. SC-12, no. 3, pp. 224-231, June 1977.
2. E. Vittoz, "The electronic watch and low power circuits," SSCS Mag. Summer, vol. 13, no. 3, pp. 7-23, 2008.
3. G. Chen, M. Fojtik, D. Kim, D. Fick, J. Park, M. Seok, M.-T. Chen, Z. Foo, D. Sylvester, and D. Blaauw, "Millimeter-scale nearly perpetual sensor system with stacked battery and solar cells," in Proc. ISSCC, Feb. 2010, pp. 288-289.
4. J. Kwong, Y. Ramadass, N. Verma, M. Koesler, K. Huber, H. Moormann, and A. Chandrakasan, "A 65 nm sub-Vt mi crocontroller with integrated SRAM and switched-capacitor DC-DC converter," in Proc. ISSCC, Feb. 2008, pp. 318-319.
5. V. Sze, D. F. Finchelstein, M. E. Sinangil, and A. P. Chandrakasan, "A 0.7-V 1.8 mW H.264/AVC 720p video decoder," JSSC, vol. 44, no. 11, pp. 2943-2956, Nov. 2009.
6. H. Kaul, M. A. Anders, S. K. Mathew, S. K. Hsu, A. Agarwal, R. Krishnamurthy, and S. Borkar, "A 300 mV 494GOPS/W reconfigurable dual-supply 4-way SIMD vector processing accelerator in 45 nm CMOS," in Proc. ISSCC, Feb. 2009, pp. 260-261.
7. J. Yu Pu, H. Pineda de Gyvez, and Y. H. Corporaal, "An ultra-low-energy multistandard JPEG co-processor in 65 nm CMOS with sub/near threshold supply voltage," JSSC, vol. 45, no. 3, pp. 668-680, Mar. 2010.
8. B. Carlson. (2008, Apr.). Smartreflex power and performance management technologies: Reduced power consumption, optimized performance [Online]. Available: http://www.techonline.com/learn-ing/techpaper/209100225
9. P. Royannez, H. Mair, F. Dahan, M. Wagner, M. Streeter, L. Bouetel, J. Blasquez, H. Clasen, G. Semino, J. Dong, D. Scott, B. Pitts, C. Raibaut, and U. Ko, "90 nm low leakage SoC design techniques for wire less applications," in Proc. ISSCC, Feb. 2005, pp. 138-139.
10. H. Mair, A. Wang, G. Gammie, D. Scott, P. Royannez, S. Gururajarao, M. Chau, R. Lagerquist, L. Ho, M. Basude, N. Culp, A. Sadate, D. Wilson, F. Dahan, J. Song, B. Carlson, and U. Ko, "A 65-nm mobile multimedia applications processor with an adaptive power management scheme to compensate for variations," VLSI, 2007, pp. 224-225. (Pubitemid 351306632)
11. G. Gammie, A.Wang, M. Chau, S. Gurura-jarao, R. Pitts, F. Jumel, S. Engel, P. Roy-annez, R. Lagerquist, H. Mair, J. Vaccani, G. Baldwin, K. Heragu, R. Mandal, M. Clinton, D. Arden, and U. Ko, "A 45-nm 3.5G baseband and multimedia application processor using adaptive body-bias and ultra-low power techniques," in Proc. ISSCC, Feb. 2008, pp. 258-259.
12. A. Wang and A. Chandrakasan, "A 180-mV sub-threshold FFT processor using a minimum energy design methodology," JSSC, vol. 40, no. 1, pp. 310-319, Jan. 2005. (Pubitemid 40099941)
13. R. Rithe, J. Gu, A. Wang, S. Datla, G. Gammie, D. Buss, and A. Chandrakasan, "Non-linear operating point statistical analysis for local variations in logic timing at low voltage," in DATE, Mar. 2010, pp. 965-968.
14. G. Gammie, N. Ickes, M. E. Sinangil, R. Rithe, J. Gu, A. Wang, H. Mair, S. Datla, B. Rong, S. Honnavara-Prasad, H. Lam, G. Baldwin, D. Buss, A. P. Chandrakasan, and U. Ko, "A 28 nm 0.6 V low-power DSP for mobile applications," in Proc. ISSCC, Feb. 2011, pp. 132-133.
15. M. Yip and A. P. Chandrakasan, "A reso-lution-reconfigurable 5-to-10 b 0.4-to-1 V power scalable SAR ADC," in Proc. ISSCC, Feb. 2011, pp. 190-192.
16. M. Flynn, C. Donovan, and L. Sattler, "Digital calibration incorporating redundancy of flash ADCs," TCAS II, vol. 50, no. 5, pp. 205-213, May 2003.
17. D. C. Daly and A. P. Chandrakasan, "A 6-bit, 0.2 V to 0.9 V highly digital flash ADC with comparator redundancy," in Proc. ISSCC, Feb. 2008, pp. 554-555.
18. Y. Ramadass and A. Chandrakasan, "Minimum energy tracking loop with embedded DC-DC converter delivering voltages down to 250 mV in 65 nm CMOS," in Proc. ISSCC, Feb. 2007, pp. 64-587.
19. 2 completely on-chip switched-capacitor DC-DC converter using digital capacitance modulation for LDO replacement in 45nm CMOS," in Proc. ISSCC, Feb. 2010, pp. 208-209.