Evaluating and modeling power consumption of multi-core processors

Proceedings of the 3rd International Conference on Future Energy Systems: "Where Energy, Computing and Communication Meet", e-Energy 2012

Volumn , Issue , 2012, Pages

  Basmadjian, Robert ^a   De Meer, Hermann ^a  

^a UNIVERSITY OF PASSAU   (Germany)

Author keywords

Component based modeling; Multi core processors; Power consumption

Indexed keywords

COMPONENT-BASED MODELING; ENERGY EFFICIENT; MAXIMUM ERROR; MODERN PROCESSORS; MULTI-CORE PROCESSOR; PARALLEL COMPUTATION; POWER SAVING MECHANISM; RESOURCE SHARING;

ELECTRIC POWER UTILIZATION; ENERGY RESOURCES;

ENERGY MANAGEMENT;

EID: 84861566624     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2208828.2208840     Document Type: Conference Paper

References (24)

1. http://www.amd.com/us/products/technologies/cool-n-quiet/Pages/ cool-n-quiet.aspx.
2. http://www.zes.com/english/products/one-to-eight-channel-precision-power- analyzer-lmg500html.
3. http://ark.intel.com/Product.aspx?id=33929.
4. http://www.devin.com/lookbusy/.
5. L. Barroso and U. Holzle. The case for energy-proportional computing. Computer, 40(12):33-37, 2007.
6. R. Berrendorf and B. Mohr. PCL - The Performance Counter Library Version 2.2, Jan. 2003.
7. R. Bertran, M. Gonzalez, X. Martorell, N. Navarro, and E. Ayguade. Decomposable and responsive power models for multicore processors using performance counters. In Proceedings of 24th ACM Int'l Conf. on Supercomputing, ICS '10, pages 147-158. ACM, 2010.
8. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. In Proceedings of the 27th Int'l Symp. on Computer Architecture, pages 83 - 94, 2000.
9. A. Chandrakasan and R. Brodersen. Minimizing power consumption in digital CMOS circuits. Proceedings of the IEEE, 83(4):498-523, Apr. 1995.
10. A. P. Chandrakasan and R. W. Brodersen. Minimizing power consumption in cmos circuits. Technical report, University of California at Berkeley, 1995.
11. X. Fan, W.-D. Weber, and L. A. Barroso. Power provisioning for a warehouse-sized computer. In Proceedings of the 34th annual Int'l Symposium on Computer Architecture, pages 13-23. ACM, 2007. (Pubitemid 47582087)
12. S. Herbert and D. Marculescu. Analysis of dynamic voltage/frequency scaling in chip-multiprocessors. In Proceedings of Int'l Symp. on Low Power Electronics and Design, pages 38-43. ACM/IEEE, 2007. (Pubitemid 350239900)
13. C. Hewlett-Packard, C. Intel, C. Microsoft, L. Phoenix Technologies, and C. Toshiba. Advanced configuration and power interface specification, 2010.
14. C.-T. Hsieh, Q. Wu, C.-S. Ding, and M. Pedram. Statistical sampling and regression analysis for RT-Level power evaluation. In Proceedings of Int'l Conf. on Computer-Aided Design, pages 583-588.
15. C.-H. Hsu, J. J. Chen, and S.-L. Tsao. Evaluation and modeling of power consumption of a heterogeneous dual-core processor. In Proceedings of Int'l Conf. on Parallel and Distributed Systems, pages 1-8, 2007.
16. C. X. Huang, B. Zhang, A.-C. Deng, and B. Swirski. The design and implementation of PowerMill. In Proceedings of the Int'l Symp. on Low Power Design, pages 105-110. ACM, 1995.
17. R. Joseph and M. Martonosi. Run-time power estimation in high performance microprocessors, 2001.
18. C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T. Keller. Energy management for commercial servers. Computer, 36(12):39 - 48, 2003.
19. D. Meisner, B. T. Gold, and T. F. Wenisch. PowerNap: eliminating server idle power. In Proceeding of the 14th Int'l Conf. on Architectural Support for Programming Languages and Operating Systems, pages 205-216. ACM, 2009.
20. V. Pallipadi. Enhanced Intel SpeedStep Technology and Demand-Based Switching on Linux, Feb 2009.
21. G. Qu, N. Kawabe, K. Usarni, and M. Potkonjak. Function-level power estimation methodology for microprocessors. In Proceedings of Design Automation Conference, pages 810-813, 2000.
22. J. Russell and M. Jacome. Software power estimation and optimization for high performance, 32-bit embedded processors. In Proceedings of Int'l Conf. on Computer Design, pages 328-333, 1998.
23. K. Singh, M. Bhadauria, and S. A. McKee. Real time power estimation and thread scheduling via performance counters. SIGARCH Comput. Archit. News, 37:46-55, July 2009.
24. P. E. West. Core monitors: Monitoring. Master's thesis, THE FLORIDA STATE UNIVERSITY, 2008.